

# CFast D150Q

# D150Q Series

| Customer:    |  |
|--------------|--|
| Customer     |  |
| Part Number: |  |
| InnoDisk     |  |
| Part Number: |  |
| InnoDisk     |  |
| Model Name:  |  |
| Date:        |  |

| InnoDisk | Customer |
|----------|----------|
| Approver | Approver |
|          |          |

the total solution for industrial flash storage



# Table of contents

| TABLE OF CONTENTS                           |
|---|
| REVISION HISTORY4                           |
| LIST OF FIGURES                             |
| 1. PRODUCT OVERVIEW                         |
| 1.1 INTRODUCTION OF CFAST D150Q6            |
| 1.2 Product View                            |
| 1.3 PRODUCT MODELS6                         |
| 1.4 SATA INTERFACE6                         |
| 1.5 CAPACITY                                |
| 2.1 OVERVIEW                                |
| 2.2 SATA II Controller                      |
| 2.3 ERROR DETECTION AND CORRECTION          |
| 2.4 WEAR-LEVELING                           |
| 2.5 BAD BLOCKS MANAGEMENT                   |
| 3. INSTALLATION REQUIREMENTS                |
| 3.1 CFAST D150Q PIN DIRECTIONS9             |
| 3.2 ELECTRICAL CONNECTIONS FOR CFAST D150Q9 |
| 3.3 Device drive                            |
| 4. SPECIFICATIONS                           |
| 4.1 CE AND FCC COMPATIBILITY                |
| 4.2 RoHS Compliance                         |
| 4.3 Environmental Specifications            |
| 4.4 ENDURANCE                               |
| 4.5 TRANSFER MODE                           |
| 4.6 PIN ASSIGNMENT11                        |
| 4.8 Weight13                                |
| 4.9 Performance                             |
| 4.10 Seek Тіме                              |
| 4.11 THERMAL SENSOR                         |
| 4.12 WRITE PROTECTION                       |
| 4.13 Hot Plug                               |
| 4.14 NAND FLASH MEMORY                      |
| 4.15 ELECTRICAL SPECIFICATIONS              |
| 4.15.3 Device Parameters                    |

2



| 5. SUPPORTED ATA COMMAN  | DS16 |
|--------------------------|------|
| 5.1 SUPPORTED ATA COMMAN | s16  |
| 6. PART NUMBER RULE      |      |



# **REVISION HISTORY**

| Revision | Description                          | Date        |
|----------|--------------------------------------|-------------|
| 1.0      | First Released                       | AUG, 2011   |
| 1.01     | Revised product photo                | NOV, 2011   |
| 1.1      | Added thermal sensor information     | DEC. 2011   |
| 1.11     | Revised power requirement            | DEC, 2011.  |
| 1.2      | Added BGA edition info               | APR, 2012.  |
| 1.21     | Revised capacity information         | MAY, 2012   |
| 1.3      | Added BGA performance                | May. 2012   |
| 1.31     | Updated power consumption            | July, 2012. |
| 1.32     | Updated CFAST 32GB BGA info          | AUG, 2012   |
| 1.4      | Separated into TSOP and BGA versions | AUG, 2012   |



# List of Figures

| FIGURE 1:   | CFAST D150Q                       | .6 |
|-------------|-----------------------------------|----|
| FIGURE 2:   | CFAST D150Q BLOCK DIAGRAM         | .7 |
| FIGURE 3: S | Signal Segment and Power Segment  | .9 |
| FIGURE 4:   | CFAST D150Q MECHANICAL DIMENSIONS | .3 |



# 1. Product Overview

# 1.1 Introduction of CFast D150Q

CFast D150Q supports SATA II standard (3.0Gb/s) interface with good performance and thus performs faster data transfer rate.

CFast D150Q is suitable in industrial field. It effectively reduces the booting time of operation system and the power consumption is less than hard disk drive (HDD). CFast D150Q can work under harsh environment. CFast D150Q complies with ATA protocol, no additional drives are required, and the SSD can be configured as a boot device or data storage device.

#### 1.2 Product View



Figure 1: CFast D150Q

# 1.3 Product Models

CFast D150Q is available in follow capacities.

- CFast D150Q 2GB (BGA)
- CFast D150Q 4GB (BGA)
- CFast D150Q 8GB (BGA)
- CFast D150Q 16GB (BGA)
- CFast D150Q 32GB (BGA)

# 1.4 SATA Interface

CFast D150Q support SATA II interface, and compliant with Serial ATA Gen 1 and Gen 2 specification (Gen2 supports 1.5Gbps /3.0Gbps data rate). SATA connector uses a 7-pin signal segment and a 17-pin power segment.

#### 1.5 Capacity

CFast D150Q provides unformatted from 2GB up to 32GB capacities within SLC Flash IC.



# 2. Theory of operation

# 2.1 Overview




Figure 2 shows the operation of CFast D150Q from the system level, including the major hardware blocks.

Figure 2: CFast D150Q Block Diagram

CFast D150Q integrates a SATA II controller and NAND flash memories. Communication with the host occurs through the host interface, using the standard ATA protocol. Communication with the flash device(s) occurs through the flash interface.

# 2.2 SATA II Controller

The SATA II controller is 3.0 Gbps (Gen. 2), and support hot-plug. The Serial ATA physical, link and transport layers are compliant with Serial ATA Gen 1 and Gen 2 specification (Gen 2 supports 1.5Gbps/3.0Gbps data rate). The controller has 8 channels for flash interface.

The controller is equipped with 96KB of internal memory. 64 KB of memory is used for data buffer, and 32 KB is used for general purpose. The internal memory can also be used as an intermediate memory for storing data blocks during a wear-leveling procedure. There are 40KB of internal memory is used for code. A 10KB internal boot ROM includes basic routines for accessing the flash memories and for loading the main code into the internal memory.

# 2.3 Error Detection and Correction

Highly sophisticated Error Correction Code algorithms are implemented. The ECC unit consists of the Parity Unit (parity-byte generation) and the Syndrome Unit (syndrome-byte computation). This unit implements an algorithm that can correct 24 bits per 1024 bytes in an ECC block. Code-byte generation during write operations, as well as error detection during read operation, is implemented on the fly without any speed penalties.

7



#### 2.4 Wear-Leveling

Flash memory can be erased within a limited number of times. This number is called the *erase cycle limit* or *write endurance limit* and is defined by the flash array vendor. The erase cycle limit applies to each individual erase block in the flash device.

CFast D150Q uses a static wear-leveling algorithm to ensure that consecutive writes of a specific sector are not written physically to the same page/block in the flash. This spreads flash media usage evenly across all pages, thereby extending flash lifetime.

#### 2.5 Bad Blocks Management

Bad Blocks are blocks that contain one or more invalid bits whose reliability are not guaranteed. The Bad Blocks may be presented while the SSD is shipped, or may generate during the life time of the SSD. When the Bad Blocks is detected, it will be flagged, and not be used anymore. The SSD implement Bad Blocks management and replacement, Error Correct Code to avoid data error occurred. The functions will be enabled automatically to transfer data from Bad Blocks to spare blocks, and correct error bit. After the reserved block less than 40, the SSD will be locked, and cannot be written anymore.



# 3. Installation Requirements

3.1 CFast D150Q Pin Directions




Figure 3: Signal Segment and Power Segment

# 3.2 Electrical Connections for CFast D150Q

A Serial ATA device may be either directly connected to a host or connected to a host through a cable. For connection via cable, the cable should be no longer than 1 meter. The SATA interface has a separate connector for the power supply. Please refer to the pin description for further details.

## 3.3 Device drive

No additional device drives are required. CFast D150Q can be configured as a boot device.



# 4. Specifications

#### 4.1 CE and FCC Compatibility

CFast D150Q conforms to CE and FCC requirements.

#### 4.2 RoHS Compliance

CFast D150Q is fully compliant with RoHS directive.

## 4.3 Environmental Specifications

## 4.3.1 Temperature Ranges

Operating Temperature Range:

- Standard Grade: 0°C ~ +70°C
- Industry Grade: -40°C ~ +85°C

Storage Temperature Range:

- Standard Grade: -55°C to +95°C

#### 4.3.2 Humidity

Relative Humidity: 10-95%, non-condensing

#### 4.3.3 Shock and Vibration

#### Table 1: Shock/Vibration Testing for CFast D150Q

| Reliability      | Test Conditions                | Reference Standards |
|------------------|--------------------------------|---------------------|
| Vibration        | 7 Hz to 2K Hz, 20G, 3 axes     | IEC 68-2-6          |
| Mechanical Shock | Duration: 0.5ms, 1500G, 3 axes | IEC 68-2-27         |

#### 4.3.4 Mean Time between Failures (MTBF)

Table 4 summarizes the MTBF prediction results for various CFast D150Q configurations. The analysis was performed using a RAM Commander<sup>™</sup> failure rate prediction.

- Failure Rate: The total number of failures within an item population, divided by the total number of life units expended by that population, during a particular measurement interval under stated condition.
- Mean Time between Failures (MTBF): A basic measure of reliability for repairable items: The mean number of life units during which all parts of the item perform within their specified limits, during a particular



measurement interval under stated conditions.

| Product     | Condition                 | MTBF (Hours) |
|-------------|---------------------------|--------------|
| CFast D150Q | Telcordia SR-332 GB, 25°C | >3,000,000   |

#### Table 2: CFast D150Q MTBF

# 4.4 Endurance

Data Retention: 10 years (depends on P/E cycles and temperature.)

Wear-Leveling Algorithm: Support.

Bad Blocks Management: Support

Error Correct Code: Support

# 4.5 Transfer Mode

CFast D150Q support following transfer mode:

PIO Mode 0~4.

Ultra DMA 0~6.

Serial ATA I 1.5Gbps

Serial ATA II 3.0Gbps

#### 4.6 Pin Assignment

CFast D150Q is designed within SATA II Interface. Particularly, its built-in power pin enables the device more compactable. Table 3 demonstrates CFast D150Q pin assignments.

| Number | Segment | Name | Туре              | Description       | Mate Sequence   |
|--------|---------|------|-------------------|-------------------|-----------------|
| S1     | SATA    | SGND | Signal GND        | Ground for signal | 1 st            |
|        |         |      |                   | integrity         |                 |
| S2     | SATA    | A+   | SATA Differential | Signal Pair A     | nd<br>2         |
| S3     | SATA    | A-   | SATA Differential |                   | 2 <sup>nd</sup> |
| S4     | SATA    | SGND | Signal GND        | Ground for signal | 1<br>st         |
|        |         |      |                   | integrity         |                 |
| S5     | SATA    | B-   | SATA Differential | Signal Pair B     | nd<br>2         |
| S6     | SATA    | B+   | SATA Differential |                   | 2 <sup>nd</sup> |
| S7     | SATA    | SGND | Signal GND        | Ground for signal | 1 <sup>st</sup> |
|        |         |      |                   | integrity         |                 |
| PC1    | PWR/CTL | CDI  | CMOS Input        | Card Detect In    | 3 <sup>rd</sup> |
| PC2    | PWR/CTL | GND  | Device GND        |                   | 1<br>st         |

Table 3: CFast D150Q Pin Assignment




| PWR/CTL | TBD   | TBD  |   | nd<br>2  |
|---------|---|--|---|--|
| PWR/CTL | TBD   | TBD  |   | nd<br>2  |
| PWR/CTL | TBD   | TBD  |   | 2<br>nd  |
| PWR/CTL | TBD   | TBD  |   | nd<br>2  |
| PWR/CTL | GND   | Device GND   |   | 1 st   |
| PWR/CTL | LED1  | LED Output   | LED Output  | nd<br>2  |
| PWR/CTL | LED2  | LED Output   | LED Output  | 2 <sup>nd</sup>  |
| PWR/CTL | 101   | CMOS   | Reserved  | 2 <sup>nd</sup>  |
|         |   | Input/Output   | Input/Output  |  |
| PWR/CTL | 102   | CMOS   | Reserved  | nd<br>2  |
|         |   | Input/Output   | Input/Output  |  |
| PWR/CTL | 103   | CMOS   | Reserved  | nd<br>2  |
|         |   | Input/Output   | Input/Output  |  |
| PWR/CTL | PWR   | 3.3V   | Device Power (3.3V)   | nd<br>2  |
| PWR/CTL | PWR   | 3.3V   | Device Power (3.3V)   | 2 <sup>nd</sup>  |
| PWR/CTL | PGND  | Device GND   | Device Ground   | st<br>1  |
| PWR/CTL | PGND  | Device GND   | Device Ground   | 1 st   |
| PWR/CTL | CDO   | CMOS Output  | Card Detect Out   | 3 <sup>rd</sup>  |
|         | PWR/CTL | PWR/CTLTBDPWR/CTLTBDPWR/CTLTBDPWR/CTLGNDPWR/CTLLED1PWR/CTLLED2PWR/CTLIO1PWR/CTLIO2PWR/CTLIO3PWR/CTLPWRPWR/CTLPWRPWR/CTLPWRPWR/CTLPWRPWR/CTLPWRPWR/CTLPWRPWR/CTLPGNDPWR/CTLPGND | PWR/CTLTBDTBDPWR/CTLTBDTBDPWR/CTLTBDTBDPWR/CTLGNDDevice GNDPWR/CTLLED1LED OutputPWR/CTLLED2LED OutputPWR/CTLIO1CMOSInput/OutputInput/OutputPWR/CTLIO3CMOSInput/OutputPWR/CTLPWRPWR/CTLPWR3.3VPWR/CTLPWR3.3VPWR/CTLPGNDDevice GNDPWR/CTLPGNDDevice GND | PWR/CTLTBDTBDPWR/CTLTBDTBDPWR/CTLTBDTBDPWR/CTLTBDTBDPWR/CTLGNDDevice GNDPWR/CTLLED1LED OutputLED OutputPWR/CTLLED2LED OutputLED OutputPWR/CTLIO1CMOSReservedInput/OutputInput/OutputInput/OutputPWR/CTLIO2CMOSReservedInput/CTLIO3CMOSReservedPWR/CTLPWR3.3VDevice Power (3.3V)PWR/CTLPWR3.3VDevice Power (3.3V)PWR/CTLPGNDDevice GNDDevice Ground |


\*CFAST CONNETOR VANDOR NAME: CHYUN-YIH TECHNOLOGY CO., LTD.

\*PART NUMBER IN VENDOR: CY101-1100130



# 4.7 Mechanical Dimensions





#### 4.8 Weight

10g±2g

#### 4.9 Performance

| Product name |                     | 2GB     | 4GB    | 8GB     | 16GB    | 32GB    |
|--------------|---------------------|---------|--------|---------|---------|---------|
| D150Q        | Sequential<br>Read  | 34 MB/S | 62MB/S | 110MB/S | 125MB/S | 127MB/S |
| BGA S        | Sequential<br>Write | 26 MB/S | 36MB/S | 72MB/S  | 120MB/S | 120MB/S |

#### 4.10 Seek Time

CFast D150Q is not a mechanical rotating design. There is no seek or rotational latency required.

#### 4.11 Thermal sensor

InnoDisk CFast D150Q has a thermal sensor on itself, this sensor can detect the system environment temperature, also you can iSMART monitor application for watching the system and issue an alarm when the device isn't working in a reasonable temperature range.

# 4.12 Write protection (BGA edition only)

Write protection is the physical switch to enable the write protected function.



This switch will be used by the user to indicate that a given card is writing protected or not



PS: Make sure the **Lock** switch is stayed in unlocked position. <u>You will not be able to modify or</u> <u>delete the contents on the device if it is locked.</u>



#### 4.13 Hot Plug

The SSD support hot plug function and can be removed or plugged-in during operation. User has to avoid hot plugging the SSD which is configured as boot device and installed operation system.

Surprise hot plug : The insertion of a SATA device into a backplane (combine signal and power) that has power present. The device powers up and initiates an OOB sequence.

Surprise hot removal: The removal of a SATA device from a powered backplane, without first being placed in a quiescent state.

#### 4.14 NAND Flash Memory

CFast D150Q uses Single Level Cell (SLC) NAND flash memory, which is non-volatility, high reliability which has 100,000 program/erase times and high speed memory storage.

#### 4.15 Electrical Specifications

# 4.15.1 Power Requirement

| Table 4 · | CFast D150Q Power Requirement |  |
|-----------|-------------------------------|--|
|           |                               |  |

| Item          | Symbol          | Rating               | Unit |
|---------------|-----------------|----------------------|------|
| Input voltage | V <sub>IN</sub> | +3.3 DC +- 5% (max.) | V    |

# 4.15.2 Power Consumption

| Table 5: Power | Consumption |
|----------------|-------------|
|----------------|-------------|

| Mode  | Power Consumption |
|-------|-------------------|
| Read  | 390 mA (max.)     |
| Write | 390 mA (max.)     |
| Idle  | 270 mA (max.)     |

#### 4.15.3 Device Parameters

CFast D150Q device parameters listed in Table 6.

Table 6: Device parameters

| Capacity | Cylinders | Heads | Sectors | LBA      | User capacity (MB) |
|----------|-----------|-------|---------|----------|--------------------|
| 2GB      | 3897      | 16    | 63      | 3928176  | 1918.05            |
| 4GB      | 7773      | 16    | 63      | 7835184  | 3825.77            |
| 8GB      | 15525     | 16    | 63      | 15649200 | 7641.21            |
| 16GB     | 16383     | 16    | 63      | 31277232 | 15272.09           |
| 32GB     | 16383     | 16    | 63      | 62533296 | 30533.84           |



# 5. Supported ATA Commands

# 5.1 Supported ATA Commands

InnoDisk CFast D150Q supports the commands listed in Table 7.

|                              |            |    |    | METER | S USED |    |    |
|------------------------------|------------|----|----|-------|--------|----|----|
| Command Name                 | Code       | SC | SN | CY    | DR     | HD | FT |
| CHECK POWER MODE             | E5h        | 0  | х  | х     | 0      | х  | х  |
| DEVICE CONFIGURATION OVERLAY | B1h        | х  | х  | х     | 0      | х  | 0  |
| EXECUTE DIAGNOSTICS          | 90h        | х  | х  | х     | 0      | х  | х  |
| FLUSH CACHE                  | E7h        | х  | х  | х     | 0      | х  | х  |
| FLUSH CACHE EXT              | EAh        | х  | х  | х     | 0      | х  | х  |
| IDENTIFY DEVICE              | ECh        | х  | х  | х     | 0      | х  | х  |
| IDLE                         | E3h        | 0  | х  | х     | 0      | х  | х  |
| IDLE IMMEDIATE               | E1h        | х  | х  | х     | 0      | х  | х  |
| NOP                          | 00h        | F  | F  | F     | 0      | х  | 0  |
| INITIALIZE DEVICE PARAMETERS | 91h        | 0  | х  | х     | 0      | 0  | х  |
| READ BUFFER                  | E4h        | х  | х  | х     | 0      | х  | х  |
| READ DMA                     | C8h or C9h | 0  | 0  | 0     | 0      | 0  | х  |
| READ DMA EXT                 | 25h        | 0  | 0  | 0     | 0      | 0  | х  |
| READ FPDMA QUEUED            | 60h        | 0  | 0  | 0     | 0      | 0  | 0  |
| READ LOG EXT                 | 2Fh        | 0  | 0  | 0     | 0      | 0  | 0  |
| READ MULTIPLE                | C4h        | 0  | 0  | 0     | 0      | 0  | х  |
| READ MULTIPLE EXT            | 29h        | 0  | 0  | 0     | 0      | 0  | х  |
| READ NATIVE MAX ADDRESS      | F8h        | х  | х  | х     | 0      | х  | х  |
| READ NATIVE MAX ADDRESS EXT  | 27h        | х  | х  | х     | 0      | х  | Х  |
| READ SECTOR(S)               | 20h or 21h | 0  | 0  | 0     | 0      | 0  | х  |
| READ SECTOR(S) EXT           | 24h        | 0  | 0  | 0     | 0      | 0  | х  |
| READ VERIFY SECTOR(S)        | 40h or 41h | 0  | 0  | 0     | 0      | 0  | х  |
| READ VERIFY SECTOR(S) EXT    | 42h        | 0  | 0  | 0     | 0      | 0  | х  |
| RECALIBRATE                  | 10h        | х  | х  | х     | 0      | х  | х  |
| SECURITY DISABLE PASSWORD    | F6h        | х  | х  | х     | 0      | х  | х  |
| SECURITY ERASE PREPARE       | F3h        | х  | х  | х     | 0      | х  | х  |
| SECURITY ERASE UNIT          | F4h        | х  | х  | х     | 0      | х  | х  |
| SECURITY FREEZE LOCK         | F5h        | х  | х  | х     | 0      | х  | х  |
| SECURITY SET PASSWORD        | F1h        | х  | х  | х     | 0      | х  | х  |
| SECURITY UNLOCK              | F2h        | х  | х  | х     | 0      | х  | х  |

Table 7: ATA Commands



| our intragination      |            |   |   |   |   |   |   |
|------------------------|------------|---|---|---|---|---|---|
| SEEK                   | 7xh        | х | х | 0 | 0 | 0 | х |
| SET FEATURES           | EFh        | 0 | х | х | 0 | х | 0 |
| SET MAX                | F9h        | 0 | 0 | 0 | 0 | 0 | 0 |
| SET MAX ADDRESS EXT    | 37h        | 0 | 0 | 0 | 0 | 0 | х |
| SET MULTIPLE MODE      | C6h        | 0 | х | х | 0 | х | х |
| SLEEP                  | E6h        | х | х | х | 0 | х | х |
| SMART                  | BOh        | х | х | 0 | 0 | х | 0 |
| STANDBY                | E2h        | х | х | х | 0 | х | х |
| STANDBY IMMEDIATE      | E0h        | х | х | х | 0 | х | х |
| WRITE BUFFER           | E8h        | х | х | х | 0 | х | х |
| WRITE DMA              | CAh or CBh | 0 | 0 | 0 | 0 | 0 | х |
| WRITE DMA EXT          | 35h        | 0 | 0 | 0 | 0 | 0 | х |
| WRITE DMA FUA EXT      | 3Dh        | 0 | 0 | 0 | 0 | 0 | х |
| WRITE FPDMA QUEUED     | 61h        | 0 | 0 | 0 | 0 | 0 | 0 |
| WRITE LOG EXT          | 3Fh        | 0 | 0 | 0 | 0 | 0 | х |
| WRITE MULTIPLE         | C5h        | 0 | 0 | 0 | 0 | 0 | х |
| WRITE MULTIPLE EXT     | 39h        | 0 | 0 | 0 | 0 | 0 | х |
| WRITE MULTIPLE FUA EXT | CEh        | 0 | 0 | 0 | 0 | 0 | х |
| WRITE SECTOR(S)        | 30h or 31h | 0 | 0 | 0 | 0 | 0 | х |
| WRITE SECTOR(S) EXT    | 34h        | 0 | 0 | 0 | 0 | 0 | х |
| WRITE VERIFY           | 3Ch        | 0 | 0 | 0 | 0 | 0 | 0 |

Note:

O = Valid, X = Don't care

SC = Sector Count Register

SN = Sector Number Register

CY = Cylinder Low/High Register

DR = DEVICE SELECT Bit (DEVICE/HEAD Register Bit 4)

HD = HEAD SELECT Bit (DEVICE/HEAD Register Bit 3-0)

FT = Features Register

5.1.1 Check Power Mode

5.1.1.1 Command Code

E5h

5.1.1.2 Feature Set

Power Management feature set.

- This command is mandatory for devices.

-This command is mandatory when the Power Management feature set is implemented.

5.1.1.3 Protocol

Non-data command

5.1.1.4 Inputs



Table 8: Check power mode command for inputs information

| Register     | 7   | 6  | 5   | 4   | 3  | 2  | 1  | 0  |
|--------------|-----|----|-----|-----|----|----|----|----|
| Features     | Na  |    |     |     |    |    |    |    |
| Sector Count | Na  |    |     |     |    |    |    |    |
| LBA Low      | Na  |    |     |     |    |    |    |    |
| LBA Mid      | Na  |    |     |     |    |    |    |    |
| LBA High     | Na  |    |     |     |    |    |    |    |
| Device       | obs | Na | Obs | DEV | Na | Na | Na | Na |
| Command      | E5h |    |     |     |    |    |    |    |

Device register

DEV shall specify the selected device.

#### 5.1.2 IDENTIFY DEVICE

#### 5.1.2.1 Command Code

ECh

5.1.2.2 Feature Set

General feature set

-Mandatory for all devices.

-Devices implementing the PACKET Command feature set

#### 5.1.2.3 Protocol

PIO data-in

#### 5.1.2.4 Inputs

#### Table 9: Identify device command for inputs information

| Register     | 7   | 6  | 5   | 4   | 3  | 2  | 1  | 0  |
|--------------|-----|----|-----|-----|----|----|----|----|
| Features     | Na  |    |     |     |    |    |    |    |
| Sector Count | Na  |    |     |     |    |    |    |    |
| LBA Low      | Na  |    |     |     |    |    |    |    |
| LBA Mid      | Na  |    |     |     |    |    |    |    |
| LBA High     | Na  |    |     |     |    |    |    |    |
| Device       | obs | Na | Obs | DEV | Na | Na | Na | Na |
| Command      | ECh |    |     |     |    |    |    |    |

Device register

DEV shall specify the selected device.

#### 5.1.2.5 Outputs

5.1.2.6 Normal outputs

#### Table 10: Identify device command for normal outputs information

| Register     | 7  | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------|----|---|---|---|---|---|---|---|
| Error        | Na |   |   |   |   |   |   |   |
| Sector Count | Na |   |   |   |   |   |   |   |
| LBA Low      | Na |   |   |   |   |   |   |   |



| LBA Mid  | Na  |      |     |     |     |    |    |     |
|----------|-----|------|-----|-----|-----|----|----|-----|
| LBA High | Na  |      |     |     |     |    |    |     |
| Device   | obs | Na   | obs | DEV | Na  | Na | Na | Na  |
| Status   | BSY | DRDY | DF  | Na  | DRQ | Na | Na | ERR |

Device register

DEV shall indicate the selected device.

Status register

BSY shall be cleared to zero indicating command completion.

DRDY shall be set to one.

DF (Device Fault) shall be cleared to zero.

DRQ shall be cleared to zero.

ERR shall be cleared to zero.

5.1.2.7 Prerequisites

DRDY set to one.

#### 5.1.2.8 Description

The IDENTIFY DEVICE command enables the host to receive parameter information from the device. When the command is issued, the device sets the BSY bit to one, prepares to transfer the 256 words of device identification data to the host, sets the DRQ bit to one, clears the BSY bit to zero, and asserts INTRQ if nIEN is cleared to zero. The host may then transfer the data by reading the Data register. Table 8 defines the arrangement and meaning of the parameter words in the buffer. All reserved bits or words shall be zero.

Some parameters are defined as a 16-bit value. A word that is defined as a 16-bit value places the most significant bit of the value on signal line DD15 and the least significant bit on signal line DD0.

Some parameters are defined as 32-bit values (e.g. words (61:60)). Such fields are transfer using two successive word transfers. The device will first transfer the least significant bits, bits (15:0) of the value, on signal lines DD(15:0) respectively. After the least significant bits have been transferred, the most significant bits, bits(31:16) of the value, shall be transferred on DD(15:0) respectively.

Some parameters are defined as a string of ASCII characters.

| Word | Value | F/V                        | Description  |
|------|-------|----------------------------|--|
| 0    | 0040h | F<br>X<br>X<br>X<br>V<br>X | General configuration150 = ATA device14-8Retired7-6Obsolete5-3Retired2Response incomplete1Retired0Reserved |
| 1    | XXXXh | F                          | Number of logical cylinders  |
| 2    | C837h | V                          | Specific configuration   |
| 3    | 0010h | F                          | Number of logical heads  |
| 4-5  | 0000h | Х                          | Retired  |
| 6    | 003Fh | F                          | Number of logical sector per logical track   |

Table 11: Identify device command parameters



|            | bur imagi |                  |  |
|------------|-----------|------------------|--|
| 7-8        | 0000h     |                  | Reserved for assignment by the CompactFlash_Association  |
| 9          | 0000h     | Х                | Retired  |
| 10-19      | XXXXh     | F                | Serial number (20 ASCII characters)  |
| 20-21      | 0000h     | х                | Retired  |
| 22         | 0000h     | х                | Obsolete   |
| 23-26      | XXXXh     | F                | Firmware revision (8 ASCII characters)   |
| 27-46      | XXXXh     | F                | Model number (40 ASCII characters)   |
|            |           | F                | 15-8 80h   |
| 47         | 8010h     | F                | <ul><li>7-0 00h = Reserved</li><li>01h = Maximum number of 1 sectors on READ/WRITE MULTIPLE</li></ul>  |
|            |           |                  | commands   |
| 48         | 0000h     |                  | Reserved   |
|            |           | F                | Capabilities15-14Reserved for the IDENTIFY PACKET DEVICE command.131 = Standby timer values as specified in this standard are supported<br>0 = Standby timer values shall be managed by the device12Reserved for the IDENTIFY PACKET DEVICE command. |
| 49         | 2F00h     | F                | 11 1 = IORDY supported<br>0 = IORDY may be supported   |
|            |           | F                | 10 1 = IORDY may be disabled   |
|            |           | F                | <ul> <li>9 1 = LBA supported</li> <li>8 1 = DMA supported.</li> </ul>  |
|            |           | X                | 7-0 Retired  |
| 50         | 4000h     | F<br>F<br>X<br>F | Capabilities15Shall be cleared to zero.14Shall be set to one.13-2Reserved.1Obsolete0Shall be set to one to indicate a device specific Standby timer value  |
| 51         | 0000h     | F                | minimum.15-8PIO data transfer cycle timing mode  |
|            |           | ×                | 7-0 Reserved   |
| 52         | 0000h     | X                | Obsolete   |
| 53         | 0007h     | F                | <ul><li>15-3 Reserved</li><li>2 1 = the fields reported in word 88 are valid</li></ul>   |
|            |           |                  | 0 = the fields reported in word 88 are not valid   |
|            |           | F                | 1 1 = the fields reported in words 70:64 are valid<br>0 = the fields reported in words 70:64 are not valid   |
|            |           | х                | 0 1 = the fields reported in words 58:54 are valid   |
| <b>F</b> 4 | VVVV-     | X                | 0 = the fields reported in words 58:54 are not valid<br>Number of current cylinders  |
| 54         | XXXXh     | X                | Number of current heads  |
| 55         | 0010h     | X                | Number of current sector per track   |
| 56         | 003Fh     | X                | Current capacity in sectors  |
| 57-58      | XXXXh     |                  | 15-9 Reserved  |
| 59         | 0110h     | V<br>V           | <ul> <li>8 1 = Multiple sector setting is valid</li> <li>7-0 xxh = Setting for number of sectors that shall be transferred per interrupt on R/W Multiple command</li> </ul>  |
| 60-61      | XXXXh     | F                | Total number of user addressable sectors   |
| 62         | 0000h     | Х                | Obsolete   |
| 63         | 0X07h     | V                | 15-11Reserved101 = Multiword DMA mode 2 is selected  |



| Beyond yo | Jur imagi | nation |   |
|-----------|-----------|--------|---|
|           |           |        | 0 = Multiword DMA mode 2 is not selected  |
|           |           | V      | 9 1 = Multiword DMA mode 1 is selected  |
|           |           | v      | 0 = Multiword DMA mode 1 is not selected<br>1 = Multiword DMA mode 0 is selected                    |
|           |           | v      | 0 = Multiword DMA mode 0 is not selected  |
|           |           |        | 7-3 Reserved  |
|           |           | F      | 2 1 = Multiword DMA mode 2 and below are supported  |
|           |           | F      | 1 1 = Multiword DMA mode 1 and below are supported  |
|           |           | F      | 0 1 = Multiword DMA mode 0 is supported   |
| 64        | 0003h     |        | 15-8 Reserved   |
| 01        | 000011    | F      | 7-0 Advanced PIO modes supported  |
| 65        | 0078h     | F      | Minimum Multiword DMA transfer cycle time per word  |
| 66        | 0078h     | F      | Manufacturer's recommended Multiword DMA transfer cycle time  |
| 67        | 0078h     | F      | Minimum PIO transfer cycle time without flow control  |
| 68        | 0078h     | F      | Minimum PIO transfer cycle time with IORDY flow control   |
| 69-70     | 0000h     |        | Reserved  |
| 71-74     | 0000h     |        | Reserved for the IDENTIFY PACKET DEVICE command   |
| 75        | 001Fh     |        | Queue depth   |
|           |           | _      | 15-5 Reserved   |
|           |           | F      | 4-0 Maximum queue depth - 1   |
|           |           |        | Serial ATA Capabilities<br>15-11 Reserved for Serial ATA  |
|           |           | F      | 10 1 = Supports Phy Event Counts  |
|           |           | F      | 9 1 = Supports receipt of host initiated power management requests                                  |
| 76        | 0106h     | F      | <ul> <li>8 1 = Supports the NCQ feature set</li> </ul>  |
| ,,,       | 010011    |        | 7-3 Reserved for Serial ATA   |
|           |           | F      | 2 1 = Supports SATA Gen2 Signaling Speed (3.0Gb/s)  |
|           |           | F      | 1 1 = Supports SATA Gen1 Signaling Speed (1.5Gb/s)  |
|           |           | F      | 0 Shall be cleared to zero  |
| 77        | 0000h     |        | Reserved for Serial ATA   |
|           |           |        | Serial ATA feature supported  |
|           |           |        | 15-7 Reserved for Serial ATA  |
|           |           | F      | 6 1 = Device supports Software Settings Preservation  |
|           |           |        | 5 Reserved for Serial ATA   |
| 78        | 0044h     | F      | 4 1 = Device supports in-order data delivery  |
|           |           | F      | 3 1 = Device supports initiating power management   |
|           |           | F      | 2 1 = Device supports DMA Setup auto-activation   |
|           |           | F<br>F | <ol> <li>1 = Device supports non-zero buffer offsets</li> <li>0 Shall be cleared to zero</li> </ol> |
|           |           | F      | Serial ATA feature enabled  |
|           |           |        | 15-7 Reserved for Serial ATA  |
|           |           | V      | 6 1 = Software Settings Preservation enabled  |
|           |           |        | 5 Reserved for Serial ATA   |
| 79        | 0040h     | V      | 4 1 = In-order data delivery enabled  |
|           |           | V      | 3 1 = Device initiated power management enabled   |
|           |           | V      | 2 1 = DMA Setup auto-activation enabled   |
|           |           | V      | 1 1 = Non-zero buffer offsets enabled   |
|           |           | F      | 0 Shall be cleared to zero  |
|           |           |        | Major version number 0000h or FFFFh = device does not report version                                |
|           |           | _      | 15 Reserved   |
|           |           | F      | 14 Reserved for ATA/ATAPI-14  |
| 80        | 01F0h     | F<br>F | <ol> <li>Reserved for ATA/ATAPI-13</li> <li>Reserved for ATA/ATAPI-12</li> </ol>                    |
|           |           | F      | 12 Reserved for ATA/ATAPI-12<br>11 Reserved for ATA/ATAPI-11  |
|           |           | F      | 10 Reserved for ATA/ATAPI-10  |
|           |           | F      | 9 Reserved for ATA/ATAPI-9  |
|           |           |        |   |



| Beyond yo | bur imagi | nation |  |
|-----------|-----------|--------|--|
|           |           | F      | 8 Reserved for ATA/ATAPI-8   |
|           |           | F      | 7 1 = supports ATA/ATAPI-7   |
|           |           | F      | 6 1 = supports ATA/ATAPI-6   |
|           |           | F      | 5 1 = supports ATA/ATAPI-5   |
|           |           | F      | 4 1 = supports ATA/ATAPI-4   |
|           |           | F      | 3 Obsolete   |
|           |           | Х      | 2 Obsolete   |
|           |           | Х      | 1 Obsolete   |
|           |           |        | 0 Reserved   |
| 81        | 0000h     | F      | Minor version number   |
|           |           |        | Command and feature sets supported                                     |
|           |           | Х      | 15 Obsolete  |
|           |           | F      | 14 1 = NOP command supported   |
|           |           | F      | 13 1 = READ BUFFER command supported                                   |
|           |           | F      | 12 1 = WRITE BUFFER command supported                                  |
|           |           | x      | 11 Obsolete  |
|           |           | F      | 10 1 = Host Protected Area feature set supported                       |
|           |           | F      | 9 1 = DEVICE RESET command supported                                   |
|           | 746Bh     | F      | 8 1 = SERVICE interrupt supported                                      |
| 82        |           | F      | <ul> <li>7 1 = release interrupt supported</li> </ul>                  |
|           |           | F      |  |
|           |           |        | 6 1 = look-ahead supported   |
|           |           | F      | 5 1 = write cache supported  |
|           |           | F      | 4 Shall be cleared to zero to indicate that the PACKET Command feature |
|           |           | F      | set is not supported.  |
|           |           | F      | 3 1 = mandatory Power Management feature set supported                 |
|           |           | F      | 2 1 = Removable Media feature set supported                            |
|           |           | F      | 1 1 = Security Mode feature set supported                              |
|           |           |        | 0 1 = SMART feature set supported                                      |
|           |           | _      | Command and feature sets supported                                     |
|           |           | F      | 15 Shall be cleared to zero  |
|           |           | F      | 14   Shall be set to one   |
|           |           | F      | 13 1 = The FLUSH CACHE EXT command is supported                        |
|           |           | F      | 12 Shall be set to one to indicate that the mandatory FLUSH CACHE      |
|           |           | F      | command is supported   |
|           |           | F      | 11 1 = The DCO feature set is supported                                |
|           |           | F      | 10 1 = The 48-bit Address feature set is suported                      |
| 83        | 7D08h     | F      | 9 1 = The AAM feature set is supported                                 |
| 05        | 700011    |        | 8 1 = SET MAX security extension supported                             |
|           |           | F      | 7 Reserved   |
|           |           | F      | 6 1 = SET FEATURES subcommand required to spinup after power-up        |
|           |           | F      | 5 1 = Power-Up In Standby feature set supported                        |
|           |           | F      | 4 1 = Removable Media Status Notification feature set supported        |
|           |           | F      | 3 1 = Advanced Power Management feature set supported                  |
|           |           | F      | 2 1 = CFA feature set supported  |
|           |           | F      | 1 1 = READ/WRITE DMA QUEUED supported                                  |
|           |           | '      | 0 1 = DOWNLOAD MICROCODE command supported                             |
|           |           |        | 5 I - DOWNLOAD MICKOCODE command supported                             |



| 20,0 | nia ye | bur imagi | nation |  |  |  |  |  |  |  |
|------|--------|-----------|--------|--|--|--|--|--|--|--|
|      |        |           | F      | 15   | Shall be cleared to zero   |  |  |  |  |  |
|      |        |           | F      | 14   | Shall be set to one  |  |  |  |  |  |
|      |        |           | F      | 13   | 1 = The IDLE IMMEDIATE command with UNLOAD feature is supported          |  |  |  |  |  |
|      |        |           |        | 12-11  | Reserved for TLC   |  |  |  |  |  |
|      |        |           | Х      | 10-9   | Obsolete   |  |  |  |  |  |
|      |        |           | F      | 8  | 1 = The 64-bit World wide name is supported                              |  |  |  |  |  |
|      |        |           | F      | 7  | 1 = The WRITE DMA QUEUED FUA EXT command is supported                    |  |  |  |  |  |
|      |        | 4040      |        |  |  |  |  |  |  |  |
| ð    | 4      | 4040h     | F      | 6  | 1 = The WRITE DMA FUA EXT and WRITE MULTIPLE FUA EXT commands            |  |  |  |  |  |
|      |        |           | F      | are suppo  |  |  |  |  |  |  |
|      |        |           | F      | 5  | 1 = The GPL feature set is supported                                     |  |  |  |  |  |
|      |        |           | F      | 4  | 1 = The Streaming feature set is supported                               |  |  |  |  |  |
|      |        |           | F      | 3  | 1 = The Media Card Pass Through Command feature set is supported         |  |  |  |  |  |
|      |        |           | F      | 2  | 1 = Media serial number is supported                                     |  |  |  |  |  |
|      |        |           | F      | 1  | 1 = SMART self-test supported  |  |  |  |  |  |
|      |        |           |        | 0  | 1 = SMART error logging supported  |  |  |  |  |  |
| 8    | 5      | 746Xh     |        | Command  | and feature sets supported or enable                                     |  |  |  |  |  |
|      | 5      | 740/11    | Х      | 15   | Obsolete   |  |  |  |  |  |
|      |        |           | F      | 14   | 1 = The NOP command is supported   |  |  |  |  |  |
|      |        |           | F      | 13   | 1 = The READ BUFFER command is supported                                 |  |  |  |  |  |
|      |        |           | F      | 12   | 1 = The WRITE BUFFER command is supported                                |  |  |  |  |  |
|      |        |           | X      | 12   | Obsolete   |  |  |  |  |  |
|      |        |           | Ŷ      | 10   | 1 = HPA feature set is supported   |  |  |  |  |  |
|      |        |           |        | -  |  |  |  |  |  |  |
|      |        |           | F      | 9  | Shall be cleared to zero to indicate that the DEVICE RESET command is    |  |  |  |  |  |
|      |        |           | V      | not suppo  |  |  |  |  |  |  |
|      |        |           | V      | 8  | 1 = The SERVICE interrupt is enabled                                     |  |  |  |  |  |
|      |        |           | V      | 7  | 1 = The release interrupt is enabled                                     |  |  |  |  |  |
|      |        |           | V      | 6  | 1 = Read look-ahead is enabled   |  |  |  |  |  |
|      |        |           | F      | 5  | 1 = The volatile write cache is enabled                                  |  |  |  |  |  |
|      |        |           | F      | 4 Shall be cleared to zero to indicate that the PACKET Command feature |  |  |  |  |  |  |
|      |        |           | Х      | set is not s   | upported.  |  |  |  |  |  |
|      |        |           | V      | 3  | Shall be set to one to indicate that the mandatory Power Management      |  |  |  |  |  |
|      |        |           | V      | feature is   | supported  |  |  |  |  |  |
|      |        |           |        | 2  | Obsolete   |  |  |  |  |  |
|      |        |           |        | 1  | 1 = The Security feature set is enabled                                  |  |  |  |  |  |
|      |        |           |        | 0  | 1 = The SMART feature set is enabled                                     |  |  |  |  |  |
| 0    | 6      | BC00h     |        | Command  | and feature sets supported or enable                                     |  |  |  |  |  |
| C    | 0      | BCOOII    | F      | 15   | 1 = Words 119-120 are valid  |  |  |  |  |  |
|      |        |           |        | 14   | Reserved   |  |  |  |  |  |
|      |        |           | F      | 13   | 1 = FLUSH CACHE EXT command supported                                    |  |  |  |  |  |
|      |        |           | F      | 12   | 1 = FLUSH CACHE command supported  |  |  |  |  |  |
|      |        |           |        | 12   | 1 = FLOSH CACHE command supported $1 = The DCO feature set is supported$ |  |  |  |  |  |
|      |        |           | F      |  |  |  |  |  |  |  |
|      |        |           | F      | 10   | 1 = The 48-bit Address feature set is supported                          |  |  |  |  |  |
|      |        |           | V      | 9  | 1 = The AAM feature set is enable  |  |  |  |  |  |
|      |        |           | V      | 8  | 1 = The SET MAX security extension is enabled by SET MAX SET             |  |  |  |  |  |
|      |        |           |        | PASSWOR  |  |  |  |  |  |  |
|      |        |           | F      | 7  | Reserved for Address Offset Reserved Area Boot Method                    |  |  |  |  |  |
|      |        |           | V      | 6  | 1 = SET FEATURES subcommand required to spin-up after power-up           |  |  |  |  |  |
|      |        |           | Х      | 5  | 1 = The PUIS feature set is enabled                                      |  |  |  |  |  |
|      |        |           | V      | 4  | Obsolete   |  |  |  |  |  |
|      |        |           | F      | 3  | 1 = The APM feature set is enabled                                       |  |  |  |  |  |
|      |        |           | F      | 2  | 1 = The CFA feature set is supported                                     |  |  |  |  |  |
|      |        |           | F      | 1  | 1 = The TCQ feature set is supported                                     |  |  |  |  |  |
|      |        |           |        | 0  | 1 = The DOWNLOAD MICROCODE command is supported                          |  |  |  |  |  |
|      | -      | 40.401    |        | -  | and feature sets supported or enabled                                    |  |  |  |  |  |
| 8    | 57     | 4040h     | F      | 15   | Shall be cleared to zero   |  |  |  |  |  |
|      |        |           | F      | 13   | Shall be set to one  |  |  |  |  |  |
|      |        |           |        |  |  |  |  |  |  |  |
|      |        |           | F      | 13   | 1 = The IDLE IMMEDIATE command with UNLOAD feature is supported          |  |  |  |  |  |
|      |        |           | v      | 12-11  | Reserved for TLC   |  |  |  |  |  |
|      |        |           | Х      | 10-9   | Obsolete   |  |  |  |  |  |
|      |        |           |        |  |  |  |  |  |  |  |



| Beyond yo | our innagi | nation |  |  |  |  |  |
|-----------|------------|--------|--|--|--|--|--|
|           |            | F      | 8 1 = The 64-bit World wide name is supported                                |  |  |  |  |
|           |            | F      | 7 1 = The WRITE DMA QUEUED FUA EXT command is supported                      |  |  |  |  |
|           |            | F      | 6 1 = The WRITE DMA FUA EXT and WRITE MULTIPLE FUA EXT commands              |  |  |  |  |
|           |            | F      | are supported  |  |  |  |  |
|           |            | Х      | 5 1 = The GPL feature set is supported                                       |  |  |  |  |
|           |            | V      | 4 Obsolete   |  |  |  |  |
|           |            | v      | 3 1 = The Media Card Pass Through Command feature set is supported           |  |  |  |  |
|           |            | F      | 2 1 = Media serial number is supported                                       |  |  |  |  |
|           |            | F      | 1 1 = SMART self-test supported  |  |  |  |  |
|           |            | 1      |  |  |  |  |  |
|           |            |        |  |  |  |  |  |
| 88        | XX7Fh      |        | Ultra DMA modes  |  |  |  |  |
|           |            |        | 15 Reserved  |  |  |  |  |
|           |            | V      | 14 1 = Ultra DMA mode 6 is selected  |  |  |  |  |
|           |            |        | 0 = Ultra DMA mode 6 is not selected   |  |  |  |  |
|           |            | V      | 13 1 = Ultra DMA mode 5 is selected  |  |  |  |  |
|           |            |        | 0 = Ultra DMA mode 5 is not selected   |  |  |  |  |
|           |            | V      | 12 1 = Ultra DMA mode 4 is selected  |  |  |  |  |
|           |            |        | 0 = Ultra DMA mode 4 is not selected   |  |  |  |  |
|           |            | V      | 11 1 = Ultra DMA mode 3 is selected  |  |  |  |  |
|           |            |        | 0 = Ultra DMA mode 3 is not selected   |  |  |  |  |
|           |            | V      | 10 1 = Ultra DMA mode 2 is selected  |  |  |  |  |
|           |            |        | 0 = Ultra DMA mode 2 is not selected   |  |  |  |  |
|           |            | V      | 9 1 = Ultra DMA mode 1 is selected   |  |  |  |  |
|           |            |        | 0 = Ultra DMA mode 1 is selected   |  |  |  |  |
|           |            | v      | 8 1 = Ultra DMA mode 0 is selected   |  |  |  |  |
|           |            | v      |  |  |  |  |  |
|           |            |        | 0 = Ultra DMA mode 0 is not selected<br>Reserved                             |  |  |  |  |
|           |            | _      |  |  |  |  |  |
|           |            | F      | 6 1 = Ultra DMA mode 6 and below are supported                               |  |  |  |  |
|           |            | F      | 5 1 = Ultra DMA mode 5 and below are supported                               |  |  |  |  |
|           |            | F      | 4 1 = Ultra DMA mode 4 and below are supported                               |  |  |  |  |
|           |            | F      | 3 1 = Ultra DMA mode 3 and below are supported                               |  |  |  |  |
|           |            | F      | 2 1 = Ultra DMA mode 2 and below are supported                               |  |  |  |  |
|           |            | F      | 1 1 = Ultra DMA mode 1 and below are supported                               |  |  |  |  |
|           |            | F      | 0 1 = Ultra DMA mode 0 is supported  |  |  |  |  |
| 89        | 001Eh      |        | 15-8 Reserved  |  |  |  |  |
| 00        | OUTEN      | F      | 7-0 Time required for Normal Erase mode SECURITY ERASE UNIT command          |  |  |  |  |
| 90        | 001Eh      |        | 15-8 Reserved  |  |  |  |  |
| 50        | OUILII     | F      | 7-0 Time required for Enhanced Erase mode SECURITY ERASE UNIT                |  |  |  |  |
|           |            |        | command  |  |  |  |  |
| 01        | 00001-     | V      | Current APM level value  |  |  |  |  |
| 91        | 0000h      | v      |  |  |  |  |  |
| 92        | FFFEh      | V      | Master Password Identifier   |  |  |  |  |
| -         |            | v      | Hardware resat result  |  |  |  |  |
| 93        | 0000h      | Х      | Hardware reset result  |  |  |  |  |
| 94        | 0000h      |        | Current AAM value  |  |  |  |  |
| 54        | 000011     | F      | 15-8 Vendor's recommended AAM value  |  |  |  |  |
|           |            | v      | 7-0 Current AAM value  |  |  |  |  |
| 05.00     | 00001      |        | Reserved   |  |  |  |  |
| 95-99     | 0000h      |        |  |  |  |  |  |
| 100-103   | XXXXh      | Х      | Total Number of User Addressable Logical Sectors for 48-bit commands (QWord) |  |  |  |  |
|           |            |        | Reserved   |  |  |  |  |
| 104-105   | 0000h      |        |  |  |  |  |  |
| 106       | 4000h      |        | Physical sector size / logical sector size                                   |  |  |  |  |
| 100       | 400011     | F      | 15 Shall be cleared to zero  |  |  |  |  |
|           |            | F      | 14 Shall be set to one   |  |  |  |  |
|           |            | F      | 13 1 = Device has multiple logical sectors per physical sector               |  |  |  |  |
|           |            | F      | 12 1 = Device Logical Sector longer than 256 Words                           |  |  |  |  |
|           |            |        | 11-4 Reserved  |  |  |  |  |
|           |            | F      | 3-0 2x logical sectors per physical sector                                   |  |  |  |  |
|           |            |        |  |  |  |  |  |
| 107       | 0000h      | F      | Inter-seek delay for ISO 7779 standard acoustic testig                       |  |  |  |  |
| -         |            |        |  |  |  |  |  |



CFast D150Q

| Beyond yo | ur imagi | nation |  |
|-----------|----------|--------|--|
| 108-111   | XXXXh    | F      | Worldwide name   |
| 112-115   | 0000h    |        | Reserved   |
| 116       | 0000h    |        | Reserved for TLC   |
| 117-118   | 0000h    | F      | Logical sector size (DWord)  |
| 119       | 4000h    |        | Commands and feature sets supported (Continued from words 84:82)   |
|           |          | F      | 15 Shall be cleared to zero  |
|           |          | F      | 14Shall be set to one13-6Reserved  |
|           |          | F      | 5 1= The Free-fall Control feature set is supported  |
|           |          | F      | 4 1 = The DOWNLOAD MICROCODE command with mode 3 is supported  |
|           |          | F<br>F | 3 1 = The READ LOG DMA EXT and WRITE LOG DMA EXT commands are  |
|           |          | F      | <ul> <li>supported</li> <li>1 = The WRITE UNCORRECTABLE EXT command is supported</li> </ul>  |
|           |          |        | 1 1 = The Write-Read-Verify feature set is supported   |
|           |          |        | 0 Reserved for DDT   |
| 120       | 4000h    | F      | Commands and feature sets supported or enabled (Continued from words 87:85)<br>15 Shall be cleared to zero   |
|           |          | F      | 14 Shall be set to one   |
|           |          |        | 13-6 Reserved  |
|           |          | V      | 5 1= The Free-fall Control feature set is enabled  |
|           |          | F<br>F | <ul> <li>4 1 = The DOWNLOAD MICROCODE command with mode 3 is supported</li> <li>3 1 = The READ LOG DMA EXT and WRITE LOG DMA EXT commands are</li> </ul> |
|           |          | F      | supported  |
|           |          | V      | 2 1 = The WRITE UNCORRECTABLE EXT command is supported   |
|           |          |        | 1 1 = The Write-Read-Verify feature set is enabled   |
| 121 120   | 0000h    |        | 0 Reserved for DDT<br>Reserved for expended supported and enabled settings   |
| 121-126   | 0000h    | Х      | Obsolete   |
| 127       | 0000h    | ^      |  |
| 128       | 0021h    |        | Security status<br>15-9 Reserved   |
|           |          | V      | 8 Security level 0 = High, 1 = Maximum   |
|           |          | -      | 7-6 Reserved   |
|           |          | F<br>V | <ul> <li>5 1 = Enhanced security erase supported</li> <li>4 1 = Security count expired</li> </ul>  |
|           |          | V      | 3 1 = Security frozen  |
|           |          | V      | 2 1 = Security locked  |
|           |          | V<br>F | 11 = Security enabled01 = Security supported   |
| 129-159   | 0000h    | F<br>X | Vendor specific  |
|           |          |        | CFA power mode   |
| 160       | 0000h    | F      | 15 Word 160 supported  |
|           |          |        | 14 Reserved  |
|           |          | F      | 13 CFA power mode 1 is required for one or more commands   |
|           |          | V<br>F | implemented by the device<br>12 CFA power mode 1 disabled  |
|           |          |        | 11:0 Maximum current in ma   |
| 161-167   | 0000h    |        | Reserved for the Compact Flash Association   |
| 168       | 0003h    | F      | 15:4 Reserved  |
| 160       | 00006    | F      | 3:0 Device Nominal Form Factor DATA SET MANAGEMENT is supported  |
| 169       | 0000h    |        | 15:1 Reserved  |
|           |          | F      | 0 1 = the Trim bit in the DATA SET MANAGEMENT is supported   |
| 170-173   | 0000h    | F      | Additional Product Identifier (ATA String)   |
| 174-175   | 0000h    |        | Reserved   |



CFast D150Q

| Beyond yo      | bur imagi      | nation                     | CFast D150Q  |
|----------------|----------------|----------------------------|--|
| 176-205        | 0000h          | V                          | Current media serial number (ATA String)   |
| 206            | 0000h          | X<br>F<br>F<br>F<br>F<br>F | SCT Command Transport15:12Vendor Specific11:6Reserved5The SCT Data Tables command is supported4The SCT Feature Control command is supported3The SCT Error Recovery Control command is supported2The SCT Write Same command is supported1Obsolete0The SCT Command Transport is supported  |
| 207-208        | 0000h          |                            | Reserved for CE-ATA  |
| 209            | 4000h          | F                          | Alignment of logical blocks within a physical block15Shall be cleared to zero14Shall be set to one13:0Logical sector offset within the first physical sector where the firstlogical sector is placed   |
| 210-211        | 0000h          | V                          | Write-Read-Verify Sector Count Mode 3 (DWord)  |
| 212-213        | 0000h          | F                          | Write-Read-Verify Sector Count Mode 2 (DWord)  |
| 214            | 0000h          | F<br>F<br>V<br>V           | NV Cache Capabilities         15:12       NC+V Cache feature set version         11:8       NV Cache Power Mode feature set version         7:5       Reserved         4       1 = NV Cache feature set enabled         3:2       Reserved         1       1 = NV Cache Power Mode feature set enabled         0       1 = NV Cache Power Mode feature set supported |
| 215-216        | 0000h          | V                          | NV Cache Size in Logical Blocks (DWord)  |
| 217            | 0001h          | F                          | Nominal media rotation rate  |
| 218            | 0000h          |                            | Reserved   |
| 219            | 0000h          | F                          | NV Cache Options15:8Reserved7:0Device Estimated Time to Spin Up in Seconds   |
| 220            | 0000h          | V                          | <ul><li>15:8 Reserved</li><li>7:0 Write-Read-Verify feature set current mode</li></ul>   |
| 221            | 0000h          |                            | Reserved   |
| 222            | 101Fh          | F<br>F<br>F<br>F           | Transport major version number<br>0000h or FFFFh = device does not report version<br>15:12 Transport Type<br>Oh = Parallel<br>1h = Serial<br>2h-Fh = Reserved<br>Parallel Serial<br>11:5 Reserved Reserved<br>4 Reserved SATA Rev 2.6<br>3 Reserved SATA Rev 2.5<br>2 Reserved SATA II: Extensions<br>1 ATA/ATAPI-7 SATA 1.0a<br>0 ATAP APT ATAP AST                 |
| 223            | 0000h          | F<br>F                     | 0 ATA8-APT ATA8-AST<br>Transport minor version number  |
|                | -              |                            | Reserved for CE-ATA  |
| 224-233<br>234 | 0000h<br>0000h | F                          | Minimum number of 512-byte data blocks per DOWNLOAD MICROCODE command for mode 3   |
| 235            | 0000h          | F                          | Maximum number of 512-byte data blocks per DOWNLOAD MICROCODE command  |
|                |                |                            |  |



|         |       |   | for mode 3                      |
|---------|-------|---|---------------------------------|
| 236-254 | 0000h |   | Reserved                        |
| 255     | XXXXh |   | Integrity word                  |
|         |       | V | 15-8 Checksum                   |
|         |       | V | 7-0 Checksum Validity Indicator |

Key:

F/V – Fixed/variable content

F = the content of the word is fixed and does not change. For removable media devices, these values may change when media is removed or changed.

V = the contents of the word is variable and may change depending on the state of the device or the commands executed by the device.

X = the content of the word may be fixed or variable.

## 5.1.3 IDLE

5.1.3.1.1 Command Code

E3h

5.1.3.1.2 Feature Set

Power Management Feature Set.

5.1.3.1.3 Protocol

Non-Data

5.1.3.1.4 Inputs

Values other than zero in the Sector Count register when the IDLE command is issued shall determine the time period programmed into the Standby timer.

| Table 12: Idle command | for inputs information |
|------------------------|------------------------|
|                        |                        |

| Register     | 7        | 6                  | 5   | 4   | 3  | 2  | 1  | 0  |  |  |
|--------------|----------|--------------------|-----|-----|----|----|----|----|--|--|
| Features     | Na       | Na                 |     |     |    |    |    |    |  |  |
| Sector Count | Timer pe | Timer period value |     |     |    |    |    |    |  |  |
| LBA Low      | Na       | Na                 |     |     |    |    |    |    |  |  |
| LBA Mid      | Na       | Na                 |     |     |    |    |    |    |  |  |
| LBA High     | Na       | Na                 |     |     |    |    |    |    |  |  |
| Device       | Obs      | Na                 | Obs | DEV | Na | Na | Na | Na |  |  |
| Command      | E3h      | E3h                |     |     |    |    |    |    |  |  |

Device register-

DEV shall specify the selected device.

Table 13: Idle command sector count register contents information

| Sector Count register contents | Corresponding timeout period |
|--------------------------------|------------------------------|
| 0 (00h)                        | Timeout disabled             |
| 1-240 (01h-F0h)                | (value*5)s                   |
| 241-251 (F1h-FBh)              | ((Value-240)*30)min          |
| 252 (FCh)                      | 21min                        |
| 253 (FDh)                      | Period between 8 and 12 hrs  |
| 254 (FEh)                      | Reserved                     |
| 255 (FFh)                      | 21 min 15 s                  |



NOTE – Times are approximate

#### 5.1.3.1.5 Normal Outputs

#### Table 14: Idle command for normal outputs information

| Register     | 7   | 6    | 5   | 4   | 3   | 2  | 1  | 0   |  |
|--------------|-----|------|-----|-----|-----|----|----|-----|--|
| Error        | Na  |      |     |     |     |    |    |     |  |
| Sector Count | Na  |      |     |     |     |    |    |     |  |
| LBA Low      | Na  |      |     |     |     |    |    |     |  |
| LBA Mid      | Na  | Na   |     |     |     |    |    |     |  |
| LBA High     | Na  |      |     |     |     |    |    |     |  |
| Device       | obs | Na   | obs | DEV | Na  | Na | Na | Na  |  |
| Status       | BSY | DRDY | DF  | Na  | DRQ | Na | Na | ERR |  |

Device Register-

DEV shall indicate the selected device.

#### Status register-

BSY will be cleared to zero indicating command completion.

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ shall be cleared to zero.

ERR shall be cleared to zero.

#### 5.1.3.1.6 Error Outputs

#### Table 15: Idle command for error outputs information

| Register     | 7                 | 6    | 5  | 4  | 3   | 2    | 1  | 0   |  |
|--------------|-------------------|------|----|----|-----|------|----|-----|--|
| Error        | Na                | Na   | Na | Na | Na  | ABRT | Na | Na  |  |
| Sector Count | Na                |      |    |    |     |      |    |     |  |
| LBA Low      | Na                | Na   |    |    |     |      |    |     |  |
| LBA Mid      | Na                | Na   |    |    |     |      |    |     |  |
| LBA High     | Na                | Na   |    |    |     |      |    |     |  |
| Device       | obs Na obs DEV Na |      |    |    |     |      |    |     |  |
| Status       | BSY               | DRDY | DF | Na | DRQ | Na   | Na | ERR |  |

#### 5.1.3.1.7 Prerequisites

DRDY set to one

#### 5.1.3.1.8 Description

The IDLE command allows the host to place the device in the idle mode and also set the Standby timer.

# 5.1.4 Idle Immediate

5.1.4.1.1 Command Code

E1h

5.1.4.1.2 Feature Set

Power Management Feature Set.

5.1.4.1.3 Protocol



Non-Data

# 5.1.4.1.4 Inputs

Table 16: Idle immediate command for inputs information

| Register     | 7   | 6  | 5   | 4   | 3  | 2  | 1  | 0  |  |  |  |
|--------------|-----|----|-----|-----|----|----|----|----|--|--|--|
| Features     | Na  | Na |     |     |    |    |    |    |  |  |  |
| Sector Count | Na  |    |     |     |    |    |    |    |  |  |  |
| LBA Low      | Na  | Na |     |     |    |    |    |    |  |  |  |
| LBA Mid      | Na  |    |     |     |    |    |    |    |  |  |  |
| LBA High     | Na  |    |     |     |    |    |    |    |  |  |  |
| Device       | obs | Na | obs | DEV | Na | Na | Na | Na |  |  |  |
| Command      | E1h |    |     |     |    |    |    |    |  |  |  |

#### Device register-

DEV shall specify the selected device.

#### 5.1.4.1.5 Normal Outputs

#### Table 17: Idle immediate command for normal outputs information

| Register     | 7   | 6    | 5   | 4   | 3   | 2  | 1  | 0   |  |  |  |
|--------------|-----|------|-----|-----|-----|----|----|-----|--|--|--|
| Error        | Na  | Na   |     |     |     |    |    |     |  |  |  |
| Sector Count | Na  | la   |     |     |     |    |    |     |  |  |  |
| LBA Low      | Na  | Na   |     |     |     |    |    |     |  |  |  |
| LBA Mid      | Na  |      |     |     |     |    |    |     |  |  |  |
| LBA High     | Na  |      |     |     |     |    |    |     |  |  |  |
| Device       | obs | Na   | obs | DEV | Na  | Na | Na | Na  |  |  |  |
| Status       | BSY | DRDY | DF  | Na  | DRQ | Na | Na | ERR |  |  |  |

**Device Register-**

DEV shall indicate the selected device.

#### Status register-

BSY will be cleared to zero indicating command completion.

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ shall be cleared to zero.

ERR shall be cleared to zero.

#### 5.1.4.2 Prerequisites

DRDY set to one

#### 5.1.4.3 Description

The IDLE IMMEDIATE command allows the host to immediately place the device in the idle mode.

#### 5.1.5 SMART

Individual SMART commands are identified by the value placed in the Feature register.

Table 18: SMART Feature register values



| Value | Command                  |  |
|-------|--------------------------|--|
| D0h   | SMATR Read Data          |  |
| D8h   | SMART ENABLE OPERATIONS  |  |
| D9h   | SMART DISABLE OPERATIONS |  |

#### 5.1.5.1 SMART Read Data

## 5.1.5.1.1 Command Code

B0h with a Feature register value of D0h

#### 5.1.5.1.2 Feature Set

Smart Feature Set

- Operation when the SMART feature set is implemented.

#### 5.1.5.1.3 Protocol

PIO data-in

#### 5.1.5.1.4 Inputs

| Register     | 7   | 6   | 5   | 4   | 3  | 2  | 1  | 0  |  |  |
|--------------|-----|-----|-----|-----|----|----|----|----|--|--|
| Features     |     | D0h |     |     |    |    |    |    |  |  |
| Sector Count |     | Na  |     |     |    |    |    |    |  |  |
| LBA Low      |     | Na  |     |     |    |    |    |    |  |  |
| LBA Mid      |     |     |     | 41  | Fh |    |    |    |  |  |
| LBA High     |     |     |     | C   | 2h |    |    |    |  |  |
| Device       | Obs | Na  | obs | DEV | Na | Na | Na | Na |  |  |
| Command      |     | BOh |     |     |    |    |    |    |  |  |

Device register-

DEV shall specify the selected device.

# 5.1.5.1.5 Normal Outputs

#### Table 20: SMART command for normal outputs information

| Register     | 7   | 6    | 5   | 4   | 3   | 2  | 1  | 0   |  |  |  |
|--------------|-----|------|-----|-----|-----|----|----|-----|--|--|--|
| Error        | Na  |      |     |     |     |    |    |     |  |  |  |
| Sector Count |     | Na   |     |     |     |    |    |     |  |  |  |
| LBA Low      |     | Na   |     |     |     |    |    |     |  |  |  |
| LBA Mid      |     |      |     | Ν   | la  |    |    |     |  |  |  |
| LBA High     |     |      |     | Ν   | la  |    |    |     |  |  |  |
| Device       | Obs | Na   | obs | DEV | Na  | Na | Na | Na  |  |  |  |
| Status       | BSY | DRDY | DF  | Na  | DRQ | Na | Na | ERR |  |  |  |

Device Register-

DEV shall indicate the selected device.

Status register-

BSY will be cleared to zero indicating command completion.

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ shall be cleared to zero.

30



ERR shall be cleared to zero.

#### 5.1.5.1.6 Prerequisites

DRDY set to one. SMART enabled.

#### 5.1.5.1.7 Description

This command returns the Device SMART data structure to the host.

|                                | +0  | +1  | +2  | +3   | +4    | +5   | +6  | +7      | +8                | +9   | +10 | +11 |
|--------------------------------|-----|-----|-----|------|-------|------|-----|---------|-------------------|------|-----|-----|
| Attribute Name                 | ID  | Fla | ngs | Init | Worst |      | Ra  | w Attri | w Attribute Value |      |     | Rsv |
| Read Error Rate                | 01h | 0Bh | 00h | 64h  | 64h   | FFh  | FFh | FFh     | 00h               | 00h  | 00h | 00h |
| Throughput Performance         | 02h | 05h | 00h | 64h  | 64h   | 00h  | 00h | 00h     | 00h               | 00h  | 00h | 00h |
| Spin Up Time                   | 03h | 07h | 00h | 64h  | 64h   | 00h  | 00h | 00h     | 00h               | 00h  | 00h | 00h |
| Reallocated Sector Count       | 05h | 13h | 00h | 64h  | 64h   | 00h  | 00h | 00h     | 00h               | 00h  | 00h | 00h |
| Seek Error Rate                | 07h | 0Bh | 00h | 64h  | 64h   | 00h  | 00h | 00h     | 00h               | 00h  | 00h | 00h |
| Seek Time performance          | 08h | 05h | 00h | 64h  | 64h   | 00h  | 00h | 00h     | 00h               | 00h  | 00h | 00h |
| Power-On hours Count           | 09h | 12h | 00h | 64h  | 64h   | (    | 1)  | 00h     | 00h               | 00h  | 00h | 00h |
| Spin Retry Count               | 0Ah | 13h | 00h | 64h  | 64h   | 00h  | 00h | 00h     | 00h               | 00h  | 00h | 00h |
| Drive Power Cycle Count        | 0Ch | 12h | 00h | 64h  | 64h   | (    | 2)  | 00h     | 00h               | 00h  | 00h | 00h |
| SATA PHY Error Count           | A8h | 12h | 00h | 64h  | 64h   | (    | 3)  | 00h     | 00h               | 00h  | 00h | 00h |
| Bad Block Count                | AAh | 03h | 00h | 64h  | 64h   | 00h  | 00h | (4      | 1)                | (,   | 5)  | 00h |
| Erase Count                    | ADh | 12h | 00h | 64h  | 64h   | (    | 6)  | (7      | 7)                | (6)  | (7) | 00h |
| Bad Cluster Table Count        | AFh | 03h | 00h | 64h  | 64h   | (    | 8)  | 00h     | 00h               | 00h  | 00h | 00h |
| Unexpected Power Loss Count    | C0h | 12h | 00h | 64h  | 64h   | (    | (9) |         | 00h               | 00h  | 00h | 00h |
| Temperature                    | C2h | 22h | 00h | (10) | 64h   | (10) | 00h | (11)    | 00h               | (12) | 00h | 00h |
| Current Pending Sector Counter | C5h | 12h | 00h | 64h  | 64h   | 00h  | 00h | 00h     | 00h               | 00h  | 00h | 00h |
| Write Head                     | F0h | 13h | 00h | 64h  | 64h   | 00h  | 00h | 00h     | 00h               | 00h  | 00h | 00h |

Table 22: Smart command for average/max erase count information

|             | SMART                             | DI 101  |
|-------------|-----------------------------------|---|
|             | F: Fixed<br>V:Variable<br>X: None |   |
| Byte        | F/V                               | Description                                       |
| 0-188       | х                                 |   |
| 189-190     | F                                 | Total Bad Block Number of System(190:MSB 189:LSB) |
| 191-192     | F                                 | Later Bad Block Number of System(192:MSB 191:LSB) |
| 193-198     | х                                 |   |
| 199-200.203 | F                                 | Average Erase Count(203:MSB 199:LSB)              |
| 201-202.204 | V                                 | Maximum Erase Count(204:MSB 201:LSB)              |
| 205-510     | х                                 |   |
| 511         | V                                 | Check Sum   |

When the Maximum erase count is 255 bigger than average erase count, the wear-leveling will be executed.

# 5.1.5.2 SMART ENABLE OPERATIONS

#### 5.1.5.2.1 Command Code

B0h with a Feature register value of D8h

5.1.5.2.2 Feature Set

Smart Feature Set

5.1.5.2.3 Protocol

Non-data

5.1.5.2.4 Inputs

#### Table 23: SMART Enable command for inputs information

| Register     | 7   | 6   | 5   | 4   | 3  | 2  | 1  | 0  |  |  |  |
|--------------|-----|-----|-----|-----|----|----|----|----|--|--|--|
| Features     |     | D8h |     |     |    |    |    |    |  |  |  |
| Sector Count |     | Na  |     |     |    |    |    |    |  |  |  |
| LBA Low      |     | Na  |     |     |    |    |    |    |  |  |  |
| LBA Mid      |     |     |     | 41  | ⁼h |    |    |    |  |  |  |
| LBA High     |     |     |     | C   | 2h |    |    |    |  |  |  |
| Device       | Obs | Na  | obs | DEV | Na | Na | Na | Na |  |  |  |
| Command      | B0h |     |     |     |    |    |    |    |  |  |  |

Device register-

DEV shall specify the selected device.

#### 5.1.5.2.5 Normal Outputs

Table 24: SMART command for normal outputs information

| Register     | 7   | 6    | 5   | 4   | 3   | 2  | 1  | 0   |  |  |  |
|--------------|-----|------|-----|-----|-----|----|----|-----|--|--|--|
| Error        |     | Na   |     |     |     |    |    |     |  |  |  |
| Sector Count |     | Na   |     |     |     |    |    |     |  |  |  |
| LBA Low      |     | Na   |     |     |     |    |    |     |  |  |  |
| LBA Mid      |     | Na   |     |     |     |    |    |     |  |  |  |
| LBA High     |     |      |     | Ν   | la  |    |    |     |  |  |  |
| Device       | Obs | Na   | obs | DEV | Na  | Na | Na | Na  |  |  |  |
| Status       | BSY | DRDY | DF  | Na  | DRQ | Na | Na | ERR |  |  |  |

**Device Register-**

DEV shall indicate the selected device.

Status register-

BSY will be cleared to zero indicating command completion.

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ shall be cleared to zero.

ERR shall be cleared to zero.

5.1.5.2.6 Prerequisites

DRDY set to one.

5.1.5.2.7 Description

This command enables access to all SMART capabilities within device.

#### **5.1.5.3 SMART DISABLE OPERATIONS**

#### 5.1.5.3.1 Command Code

B0h with a Feature register value of D9h

5.1.5.3.2 Feature Set

Smart Feature Set

5.1.5.3.3 Protocol

Non-data

#### 5.1.5.3.4 Inputs

#### Table 25: SMART DISABLE Command for inputs information

| Register     | 7   | 6   | 5   | 4   | 3  | 2  | 1  | 0  |  |  |
|--------------|-----|-----|-----|-----|----|----|----|----|--|--|
| Features     |     | D9h |     |     |    |    |    |    |  |  |
| Sector Count |     | Na  |     |     |    |    |    |    |  |  |
| LBA Low      |     | Na  |     |     |    |    |    |    |  |  |
| LBA Mid      |     |     |     | 41  | Fh |    |    |    |  |  |
| LBA High     |     |     |     | C   | 2h |    |    |    |  |  |
| Device       | Obs | Na  | obs | DEV | Na | Na | Na | Na |  |  |
| Command      | B0h |     |     |     |    |    |    |    |  |  |

Device register-

DEV shall specify the selected device.

#### 5.1.5.3.5 Normal Outputs

#### Table 26: SMART command for normal outputs information

| Register     | 7   | 6    | 5   | 4   | 3   | 2  | 1  | 0   |  |
|--------------|-----|------|-----|-----|-----|----|----|-----|--|
| Error        |     | Na   |     |     |     |    |    |     |  |
| Sector Count |     | Na   |     |     |     |    |    |     |  |
| LBA Low      |     | Na   |     |     |     |    |    |     |  |
| LBA Mid      |     | Na   |     |     |     |    |    |     |  |
| LBA High     |     | Na   |     |     |     |    |    |     |  |
| Device       | Obs | Na   | obs | DEV | Na  | Na | Na | Na  |  |
| Status       | BSY | DRDY | DF  | Na  | DRQ | Na | Na | ERR |  |

Device Register-

DEV shall indicate the selected device.

Status register-

BSY will be cleared to zero indicating command completion.

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ shall be cleared to zero.

ERR shall be cleared to zero.

5.1.5.3.6 Prerequisites

DRDY set to one. SMART enabled.



## 5.1.5.3.7 Description

This command disables all SMART capabilities within device.

#### 5.1.6 Read Multiple

#### 5.1.6.1 Command Code

C4h

#### 5.1.6.2 Protocol

PIO data-in

#### 5.1.6.3 Inputs

#### Table 27: Read multiple command for inputs information

| Register     | 7        | 6            | 5   | 4   | 3        | 2   | 1 | 0 |  |  |  |
|--------------|----------|--------------|-----|-----|----------|-----|---|---|--|--|--|
| Features     | Na       | Na           |     |     |          |     |   |   |  |  |  |
| Sector Count | Sector C | Sector Count |     |     |          |     |   |   |  |  |  |
| LBA Low      | LBA(7:0) | LBA(7:0)     |     |     |          |     |   |   |  |  |  |
| LBA Mid      | LBA(15:8 | LBA(15:8)    |     |     |          |     |   |   |  |  |  |
| LBA High     | LBA(23:1 | LBA(23:16)   |     |     |          |     |   |   |  |  |  |
| Device       | obs      | Na           | obs | DEV | LBA(27:2 | 24) |   |   |  |  |  |
| Command      | C4h      |              |     |     |          |     |   |   |  |  |  |

#### Sector Count-

Number of sectors to be transferred. A value of 00h specifies that 256 sectors are to be transferred.

LBA Low-

Starting LBA bits (7:0).

LBA Mid-

Starting LBA bits (15:8)

LBA High-

Starting LBA bits (23:16)

Device –

DEV shall specify the selected device.

Bit (3:0) starting LBA bits (27:24)

#### 5.1.6.4 Normal Output

#### Table 28: Read multiple command for normal output information

| Register     | 7   | 6    | 5   | 4   | 3   | 2  | 1  | 0   |  |
|--------------|-----|------|-----|-----|-----|----|----|-----|--|
| Error        | Na  |      |     |     |     |    |    |     |  |
| Sector Count | Na  |      |     |     |     |    |    |     |  |
| LBA Low      | Na  |      |     |     |     |    |    |     |  |
| LBA Mid      | Na  | Na   |     |     |     |    |    |     |  |
| LBA High     | Na  | Na   |     |     |     |    |    |     |  |
| Device       | obs | Na   | obs | DEV | Na  | Na | Na | Na  |  |
| Status       | BSY | DRDY | DF  | Na  | DRQ | Na | Na | ERR |  |

Device register-



DEV shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.

#### 5.1.6.5 Error Outputs

An unrecoverable error encountered during the execution of this command results in the termination of the command. The Command Block registers contain the address of the sector where the first unrecoverable error occurred. The amount of data transferred us indeterminate.

| Register     | 7        | 6         | 5   | 4    | 3          | 2    | 1  | 0   |  |  |
|--------------|----------|-----------|-----|------|------------|------|----|-----|--|--|
| Error        | Na       | UNC       | МС  | IDNF | MCR        | ABRT | NM | Obs |  |  |
| Sector Count | Na       | Na        |     |      |            |      |    |     |  |  |
| LBA Low      | LBA(7:0) | LBA(7:0)  |     |      |            |      |    |     |  |  |
| LBA Mid      | LBA(15:8 | LBA(15:8) |     |      |            |      |    |     |  |  |
| LBA High     | LBA(23:1 | L6)       |     |      |            |      |    |     |  |  |
| Device       | obs      | Na        | obs | DEV  | LBA(27:24) |      |    |     |  |  |
| Status       | BSY      | DRDY      | DF  | Na   | DRQ        | Na   | Na | ERR |  |  |

Table 29: Read multiple command for error output information

Error register-

UNC shall be set to one if data is uncorrectable.

IDNF shall be set to one if a user-accessible address is requested could not be found.

LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

#### 5.1.6.6 Prerequisites

DRDY set to one.

#### 5.1.6.7 Description

This command reads the number of sectors specified in the sector Count register.

The number of sectors per block is defined by the content of word 59 in the IDENTIFY DEVICE response.

5.1.7 Read Sector(s)

#### 5.1.7.1 Command Code



20h

## 5.1.7.2 Protocol

PIO data-in

# 5.1.7.3 Inputs

#### Table 30: Read sector command for inputs information

| Register     | 7        | 6            | 5   | 4   | 3        | 2   | 1 | 0 |  |  |  |
|--------------|----------|--------------|-----|-----|----------|-----|---|---|--|--|--|
| Features     | Na       | Na           |     |     |          |     |   |   |  |  |  |
| Sector Count | Sector C | Sector Count |     |     |          |     |   |   |  |  |  |
| LBA Low      | LBA(7:0) | LBA(7:0)     |     |     |          |     |   |   |  |  |  |
| LBA Mid      | LBA(15:8 | LBA(15:8)    |     |     |          |     |   |   |  |  |  |
| LBA High     | LBA(23:: | LBA(23:16)   |     |     |          |     |   |   |  |  |  |
| Device       | obs      | Na           | obs | DEV | LBA(27:2 | 24) |   |   |  |  |  |
| Command      | 20h      |              |     |     |          |     |   |   |  |  |  |

#### Sector Count-

Number of sectors to be transferred. A value of 00h specifies that 256 sectors are to be transferred.

LBA Low-

Starting LBA bits (7:0).

LBA Mid-

Starting LBA bits (15:8)

LBA High-

Starting LBA bits (23:16)

Device –

DEV shall specify the selected device.

Bit (3:0) starting LBA bits (27:24)

#### 5.1.7.4 Normal Output

#### Table 31: Read sector command for normal outputs information

| Register     | 7   | 6    | 5   | 4   | 3   | 2  | 1  | 0   |  |  |
|--------------|-----|------|-----|-----|-----|----|----|-----|--|--|
| Error        | Na  |      |     |     |     |    |    |     |  |  |
| Sector Count | Na  | Na   |     |     |     |    |    |     |  |  |
| LBA Low      | Na  |      |     |     |     |    |    |     |  |  |
| LBA Mid      | Na  | Na   |     |     |     |    |    |     |  |  |
| LBA High     | Na  |      |     |     |     |    |    |     |  |  |
| Device       | obs | Na   | obs | DEV | Na  | Na | Na | Na  |  |  |
| Status       | BSY | DRDY | DF  | Na  | DRQ | Na | Na | ERR |  |  |

Device register-

DEV shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.



DRQ will be cleared to zero

ERR will be cleared to zero.

### 5.1.7.5 Error Outputs

An unrecoverable error encountered during the execution of this command results in the termination of the command. The Command Block registers contain the address of the sector where the first unrecoverable error occurred. The amount of data transferred us indeterminate.

| Register     | 7        | 6                         | 5  | 4    | 3   | 2    | 1  | 0   |
|--------------|----------|---------------------------|----|------|-----|------|----|-----|
| Error        | Na       | UNC                       | MC | IDNF | MCR | ABRT | NM | Obs |
| Sector Count | Na       |                           |    |      |     |      |    |     |
| LBA Low      | LBA(7:0) | )                         |    |      |     |      |    |     |
| LBA Mid      | LBA(15:8 | LBA(15:8)                 |    |      |     |      |    |     |
| LBA High     | LBA(23:: | 16)                       |    |      |     |      |    |     |
| Device       | obs      | obs Na obs DEV LBA(27:24) |    |      |     |      |    |     |
| Status       | BSY      | DRDY                      | DF | Na   | DRQ | Na   | Na | ERR |

Table 32: Read sector command for error outputs information

Error register-

UNC shall be set to one if data is uncorrectable.

IDNF shall be set to one if a user-accessible address is requested could not be found.

LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

#### 5.1.7.6 Prerequisites

DRDY set to one.

#### 5.1.7.7 Description

This command reads from 1 to 256 sectors as specified in the Sector Count register. A sector count of 0 requests 256 sectors. This transfer shall begin at the sector specified in the LBA Low, LBA Mid, LBA High, and Device registers.

The DRQ bit is always set to one prior to data transfer regardless of the presence or absence of an error condition. The device shall interrupt for each DRQ block transferred.

#### 5.1.8 Read Verify Sector

#### 5.1.8.1 Command Code

40h

- 5.1.8.2 Protocol
  - Non-data



5.1.8.3 Inputs

Table 33: Read verify sector command for inputs information

| Register     | 7        | 6         | 5   | 4   | 3        | 2   | 1 | 0 |  |  |
|--------------|----------|-----------|-----|-----|----------|-----|---|---|--|--|
| Features     | Na       | Na        |     |     |          |     |   |   |  |  |
| Sector Count | Sector C | ount      |     |     |          |     |   |   |  |  |
| LBA Low      | LBA(7:0) |           |     |     |          |     |   |   |  |  |
| LBA Mid      | LBA(15:8 | LBA(15:8) |     |     |          |     |   |   |  |  |
| LBA High     | LBA(23:1 | 16)       |     |     |          |     |   |   |  |  |
| Device       | obs      | Na        | obs | DEV | LBA(27:2 | 24) |   |   |  |  |
| Command      | 40h      |           |     |     |          |     |   |   |  |  |

Sector Count-

Number of sectors to be transferred. A value of 00h specifies that 256 sectors are to be transferred.

LBA Low-

Starting LBA bits (7:0).

LBA Mid-

Starting LBA bits (15:8)

LBA High-

Starting LBA bits (23:16)

Device –

The LBA bit shall be set to one to specify the address is an LBA.

DEV shall specify the selected device.

Bit (3:0) starting LBA bits (27:24)

## 5.1.8.4 Normal Output

#### Table 34: Read verify sector command for normal output information

| Register     | 7   | 6    | 5   | 4   | 3   | 2  | 1  | 0   |
|--------------|-----|------|-----|-----|-----|----|----|-----|
| Error        | Na  |      |     |     |     |    |    |     |
| Sector Count | Na  |      |     |     |     |    |    |     |
| LBA Low      | Na  |      |     |     |     |    |    |     |
| LBA Mid      | Na  |      |     |     |     |    |    |     |
| LBA High     | Na  |      |     |     |     |    |    |     |
| Device       | obs | Na   | obs | DEV | Na  | Na | Na | Na  |
| Status       | BSY | DRDY | DF  | Na  | DRQ | Na | Na | ERR |

Device register-

DEV shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.



## 5.1.8.5 Error Outputs

An unrecoverable error encountered during the execution of this command results in the termination of the command. The Command Block registers contain the address of the sector where the first unrecoverable error occurred.

| Register     | 7        | 6                         | 5  | 4    | 3   | 2    | 1  | 0   |
|--------------|----------|---------------------------|----|------|-----|------|----|-----|
| Error        | Na       | UNC                       | MC | IDNF | MCR | ABRT | NM | Obs |
| Sector Count | Na       |                           |    |      |     |      |    |     |
| LBA Low      | LBA(7:0) | I                         |    |      |     |      |    |     |
| LBA Mid      | LBA(15:8 | LBA(15:8)                 |    |      |     |      |    |     |
| LBA High     | LBA(23:1 | LBA(23:16)                |    |      |     |      |    |     |
| Device       | obs      | obs Na obs DEV LBA(27:24) |    |      |     |      |    |     |
| Status       | BSY      | DRDY                      | DF | Na   | DRQ | Na   | Na | ERR |

Table 35: Read verify sector command for normal output information

Error register-

UNC shall be set to one if data is uncorrectable.

IDNF shall be set to one if a user-accessible address could not be found.

LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

### 5.1.8.6 Prerequisites

DRDY set to one.

#### 5.1.8.7 Description

This command is identical to the READ SECTOR(s) command, except that the device shall have read the data from the SSD, the DRQ bit is never set to one, and no data is transferred to the host.

## 5.1.9 Read DMA

#### 5.1.9.1 Command Code

C8h

#### 5.1.9.2 Protocol

DMA

#### 5.1.9.3 Inputs

#### Table 36: Read DMA command for inputs information

| Register     | 7        | 6    | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------|----------|------|---|---|---|---|---|---|
| Features     | Na       |      |   |   |   |   |   |   |
| Sector Count | Sector C | ount |   |   |   |   |   |   |



| LBA Low  | LBA(7:0) |            |     |     |            |  |  |  |
|----------|----------|------------|-----|-----|------------|--|--|--|
| LBA Mid  | LBA(15:8 | LBA(15:8)  |     |     |            |  |  |  |
| LBA High | LBA(23:1 | LBA(23:16) |     |     |            |  |  |  |
| Device   | obs      | Na         | obs | DEV | LBA(27:24) |  |  |  |
| Command  | C4h      |            |     |     |            |  |  |  |

Sector Count-

Number of sectors to be transferred. A value of 00h specifies that 256 sectors are to be transferred.

LBA Low-

Starting LBA bits (7:0).

LBA Mid-

Starting LBA bits (15:8)

LBA High-

Starting LBA bits (23:16)

Device -

DEV shall specify the selected device.

Bit (3:0) starting LBA bits (27:24)

### 5.1.9.4 Normal Output

#### Table 37: Read DMA command for normal output information

| Register     | 7   | 6   | 5   | 4   | 3   | 2  | 1  | 0   |  |  |
|--------------|-----|---|-----|-----|-----|----|----|-----|--|--|
| Error        | Na  | Na la |     |     |     |    |    |     |  |  |
| Sector Count | Na  |   |     |     |     |    |    |     |  |  |
| LBA Low      | Na  |   |     |     |     |    |    |     |  |  |
| LBA Mid      | Na  |   |     |     |     |    |    |     |  |  |
| LBA High     | Na  |   |     |     |     |    |    |     |  |  |
| Device       | obs | Na  | obs | DEV | Na  | Na | Na | Na  |  |  |
| Status       | BSY | DRDY                                      | DF  | Na  | DRQ | Na | Na | ERR |  |  |

Device register-

DEV shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.

#### 5.1.9.5 Error Outputs

An unrecoverable error encountered during the execution of this command results in the termination of the command. The Command Block registers contain the address of the sector where the first unrecoverable error occurred. The amount of data transferred us indeterminate.

Table 38: Read DMA command for error output information

| Register | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
|----------|---|---|---|---|---|---|---|---|--|
|          |   |   |   |   |   |   |   |   |  |



| Error        | ICRC     | UNC  | МС  | IDNF | MCR      | ABRT | NM | Obs |
|--------------|----------|------|-----|------|----------|------|----|-----|
| Sector Count | Na       |      |     |      |          |      |    |     |
| LBA Low      | LBA(7:0) |      |     |      |          |      |    |     |
| LBA Mid      | LBA(15:8 | 3)   |     |      |          |      |    |     |
| LBA High     | LBA(23:: | 16)  |     |      |          |      |    |     |
| Device       | Obs      | Na   | obs | DEV  | LBA(27:2 | 24)  |    |     |
| Status       | BSY      | DRDY | DF  | Na   | DRQ      | Na   | Na | ERR |

Error register-

ICRC shall be set to one if an interface CRC error has occurred during an Ultra DMA data transfer. The

content of this bit is not applicable for Multiword DMA transfers.

UNC shall be set to one if data is uncorrectable.

IDNF shall be set to one if a user-accessible address could not be found.

LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

### 5.1.9.6 Prerequisites

DRDY set to one. The host shall initialize the DMA channel.

#### 5.1.9.7 Description

The READ DMA command allows the host to read data using the DMA data transfer protocol.

### 5.1.10 Set Multiple Mode

#### 5.1.10.1 Command Code

C6h

5.1.10.2 Protocol

Non-data

#### 5.1.10.3 Inputs

If the content of the Sector Count Register is not zero, then the Sector Count register contains the number of sectors per block for the device to be used on all following READ/WRITE MULTIPLE commands. The content of the Sector Count register shall be less than or equal to the value in bits (7:0) in word 47 in the IDENTIFY DEVICE information. The host should set the content of the Sector Count register to 1.

| Table 39: Set multiple mode command for inputs information |
|--|
|--|

| Register     | 7        | 6                | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------|----------|------------------|---|---|---|---|---|---|
| Features     | Na       |                  |   |   |   |   |   |   |
| Sector Count | Sector p | Sector per block |   |   |   |   |   |   |



| LBA Low  | Na  |    |     |     |    |
|----------|-----|----|-----|-----|----|
| LBA Mid  | Na  |    |     |     |    |
| LBA High | Na  |    |     |     |    |
| Device   | obs | Na | obs | DEV | Na |
| Command  | C6h |    |     | ·   |    |

## 5.1.10.4 Normal Output

Table 40: Set multiple mode command for normal output information

| Register     | 7   | 6    | 5   | 4   | 3   | 2  | 1  | 0   |
|--------------|-----|------|-----|-----|-----|----|----|-----|
| Error        | Na  |      |     |     |     |    |    |     |
| Sector Count | Na  |      |     |     |     |    |    |     |
| LBA Low      | Na  |      |     |     |     |    |    |     |
| LBA Mid      | Na  |      |     |     |     |    |    |     |
| LBA High     | Na  |      |     |     |     |    |    |     |
| Device       | obs | Na   | obs | DEV | Na  | Na | Na | Na  |
| Status       | BSY | DRDY | DF  | Na  | DRQ | Na | Na | ERR |

Device register-

DEV shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.

## 5.1.10.5 Error Outputs

#### Table 41: Set multiple mode command for error outputs information

| Register     | 7   | 6                 | 5   | 4  | 3   | 2    | 1  | 0   |  |
|--------------|-----|-------------------|-----|----|-----|------|----|-----|--|
| Error        | Na  | Na                | obs | Na | Na  | ABRT | Na | Na  |  |
| Sector Count | Na  |                   |     |    |     |      |    |     |  |
| LBA Low      | Na  | la                |     |    |     |      |    |     |  |
| LBA Mid      | Na  |                   |     |    |     |      |    |     |  |
| LBA High     | Na  |                   |     |    |     |      |    |     |  |
| Device       | Obs | Obs Na obs DEV Na |     |    |     |      |    |     |  |
| Status       | BSY | DRDY              | DF  | Na | DRQ | Na   | Na | ERR |  |

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

#### 5.1.10.6 Prerequisites



DRDY set to one.

## 5.1.10.7 Description

This command establishes the block count for READ MULTIPLE, READ MULTI EXT, WRITE MULTIPLE. SSD can only support 1 sector per block.

## 5.1.11 Set Sleep Mode

5.1.11.1 Command Code

E6h

5.1.11.2 Protocol

Non-data

#### 5.1.11.3 Inputs

| Table 42: Set sleep | mode for | innuts | information |
|---------------------|----------|--------|-------------|
| Table 42. Set sleep | moue ior | inputs | iniornation |

| Register     | 7   | 6  | 5   | 4   | 3  | 2 | 1 | 0 |
|--------------|-----|----|-----|-----|----|---|---|---|
| Features     | Na  |    |     |     |    |   |   |   |
| Sector Count | Na  |    |     |     |    |   |   |   |
| LBA Low      | Na  |    |     |     |    |   |   |   |
| LBA Mid      | Na  |    |     |     |    |   |   |   |
| LBA High     | Na  |    |     |     |    |   |   |   |
| Device       | obs | Na | obs | DEV | Na |   |   |   |
| Command      | E6h |    |     |     |    |   |   |   |

Device register-

DEV shall specify the selected device.

## 5.1.11.4 Normal Output

#### Table 43: Set sleep mode for normal output information

| Register     | 7   | 6    | 5   | 4   | 3   | 2  | 1  | 0   |  |  |
|--------------|-----|------|-----|-----|-----|----|----|-----|--|--|
| Error        | Na  | Na   |     |     |     |    |    |     |  |  |
| Sector Count | Na  | la   |     |     |     |    |    |     |  |  |
| LBA Low      | Na  |      |     |     |     |    |    |     |  |  |
| LBA Mid      | Na  |      |     |     |     |    |    |     |  |  |
| LBA High     | Na  |      |     |     |     |    |    |     |  |  |
| Device       | obs | Na   | obs | DEV | Na  | Na | Na | Na  |  |  |
| Status       | BSY | DRDY | DF  | Na  | DRQ | Na | Na | ERR |  |  |

Device register-

DEV shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.



## 5.1.11.5 Error Outputs

Table 44: Set sleep mode for error output information

| Register     | 7   | 6    | 5   | 4   | 3   | 2    | 1  | 0   |  |
|--------------|-----|------|-----|-----|-----|------|----|-----|--|
| Error        | Na  | Na   | Na  | Na  | Na  | ABRT | Na | Na  |  |
| Sector Count | Na  |      |     |     |     |      |    |     |  |
| LBA Low      | Na  | la   |     |     |     |      |    |     |  |
| LBA Mid      | Na  |      |     |     |     |      |    |     |  |
| LBA High     | Na  |      |     |     |     |      |    |     |  |
| Device       | Obs | Na   | obs | DEV | Na  |      |    |     |  |
| Status       | BSY | DRDY | DF  | Na  | DRQ | Na   | Na | ERR |  |

#### Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

#### 5.1.11.6 Prerequisites

DRDY set to one.

#### 5.1.11.7 Description

This command is the only way to cause the device to enter Sleep mode.

#### 5.1.12 Flush Cache

5.1.12.1 Command Code

E7h

5.1.12.2 Protocol

Non-data

## 5.1.12.3 Inputs

Table 45: Flush cache command for inputs information

| Register     | 7   | 6  | 5   | 4   | 3  | 2 | 1 | 0 |
|--------------|-----|----|-----|-----|----|---|---|---|
| Features     | Na  |    |     |     |    |   |   |   |
| Sector Count | Na  |    |     |     |    |   |   |   |
| LBA Low      | Na  |    |     |     |    |   |   |   |
| LBA Mid      | Na  |    |     |     |    |   |   |   |
| LBA High     | Na  |    |     |     |    |   |   |   |
| Device       | obs | Na | obs | DEV | Na |   |   |   |
| Command      | E7h |    |     |     |    |   |   |   |

Device register-

DEV shall specify the selected device.

## 5.1.12.4 Normal Output

#### Table 46: Flush cache command for normal output information



| bui imagination |     |      |     |     |     |    |    |     |
|-----------------|-----|------|-----|-----|-----|----|----|-----|
| Register        | 7   | 6    | 5   | 4   | 3   | 2  | 1  | 0   |
| Error           | Na  |      |     |     |     |    |    |     |
| Sector Count    | Na  |      |     |     |     |    |    |     |
| LBA Low         | Na  |      |     |     |     |    |    |     |
| LBA Mid         | Na  |      |     |     |     |    |    |     |
| LBA High        | Na  |      |     |     |     |    |    |     |
| Device          | obs | Na   | obs | DEV | Na  | Na | Na | Na  |
| Status          | BSY | DRDY | DF  | Na  | DRQ | Na | Na | ERR |

Device register-

DEV shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.

## 5.1.12.5 Error Outputs

#### Table 47: Flush cache command for error output information

| Register     | 7        | 6                         | 5  | 4  | 3   | 2    | 1  | 0   |  |  |
|--------------|----------|---------------------------|----|----|-----|------|----|-----|--|--|
| Error        | Na       | Na                        | Na | Na | Na  | ABRT | Na | Na  |  |  |
| Sector Count | Na       | la                        |    |    |     |      |    |     |  |  |
| LBA Low      | LBA(7:0) | .BA(7:0)                  |    |    |     |      |    |     |  |  |
| LBA Mid      | LBA(15:8 | 3)                        |    |    |     |      |    |     |  |  |
| LBA High     | LBA(23:: | 16)                       |    |    |     |      |    |     |  |  |
| Device       | Obs      | Obs Na obs DEV LBA(27:24) |    |    |     |      |    |     |  |  |
| Status       | BSY      | DRDY                      | DF | Na | DRQ | Na   | Na | ERR |  |  |

Error register-

ABRT may be set to one if the device is not able to complete the action requested by the command.

LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.12.6 Prerequisites

DRDY set to one.

## 5.1.12.7 Description

This command is used by the host to request the device to flush the write cache. If there is data in write



cache, that data shall be written to the SSD. The BSY bit shall remain set to one until all data has been

successfully written or an error occurs.

## 5.1.13 Standby

5.1.13.1 **Command Code** 

E2h

5.1.13.2 Protocol

Non-data

#### 5.1.13.3 Inputs

The value in the Sector Count register when the STANDBY command is issued shall determine the time period programmed into the Standby timer.

| Register     | 7       | 6                 | 5 | 4 | 3 | 2 | 1 | 0 |  |  |
|--------------|---------|-------------------|---|---|---|---|---|---|--|--|
| Features     | Na      | Na                |   |   |   |   |   |   |  |  |
| Sector Count | Time pe | Time period value |   |   |   |   |   |   |  |  |
| LBA Low      | Na      | Na                |   |   |   |   |   |   |  |  |
| LBA Mid      | Na      |                   |   |   |   |   |   |   |  |  |
| LBA High     | Na      |                   |   |   |   |   |   |   |  |  |
| Device       | obs     | obs Na obs DEV Na |   |   |   |   |   |   |  |  |
| Command      | E2h     |                   |   |   |   |   |   |   |  |  |

#### Table 48: Standby command for inputs information

Device register-

DEV shall specify the selected device.

#### 5.1.13.4 Normal Output

### Table 49: Standby command for normal output information

| Register     | 7   | 6    | 5   | 4   | 3   | 2  | 1  | 0   |
|--------------|-----|------|-----|-----|-----|----|----|-----|
| Error        | Na  |      |     |     |     |    |    |     |
| Sector Count | Na  |      |     |     |     |    |    |     |
| LBA Low      | Na  |      |     |     |     |    |    |     |
| LBA Mid      | Na  |      |     |     |     |    |    |     |
| LBA High     | Na  |      |     |     |     |    |    |     |
| Device       | obs | Na   | obs | DEV | Na  | Na | Na | Na  |
| Status       | BSY | DRDY | DF  | Na  | DRQ | Na | Na | ERR |

Device register-

DEV shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.



## 5.1.13.5 Error Outputs

#### Table 50: Standby command for error output information

| Register     | 7   | 6                 | 5  | 4  | 3   | 2    | 1  | 0   |  |
|--------------|-----|-------------------|----|----|-----|------|----|-----|--|
| Error        | Na  | Na                | Na | Na | Na  | ABRT | Na | Na  |  |
| Sector Count | Na  |                   |    |    |     |      |    |     |  |
| LBA Low      | Na  | la                |    |    |     |      |    |     |  |
| LBA Mid      | Na  |                   |    |    |     |      |    |     |  |
| LBA High     | Na  |                   |    |    |     |      |    |     |  |
| Device       | Obs | Obs Na obs DEV Na |    |    |     |      |    |     |  |
| Status       | BSY | DRDY              | DF | Na | DRQ | Na   | Na | ERR |  |

Error register-

ABRT may be set to one if the device is not able to complete the action requested by the command.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

#### 5.1.13.6 Prerequisites

DRDY set to one.

#### 5.1.13.7 Description

This command causes the device to enter the Standby mode.

If the Sector Count register is non-zero then Standby timer shall be enabled. The value in the Sector Count register shall be used determine the time programmed into the Standby timer. If the Sector Count register is zero then the Standby timer is disabled.

## 5.1.14 Standby Immediate

5.1.14.1 Command Code

E0h

5.1.14.2 Protocol

Non-data

5.1.14.3 Inputs

#### Table 51: Standby immediate command for inputs information

| Register     | 7   | 6  | 5   | 4   | 3  | 2 | 1 | 0 |
|--------------|-----|----|-----|-----|----|---|---|---|
| Features     | Na  |    |     |     |    |   |   |   |
| Sector Count | Na  |    |     |     |    |   |   |   |
| LBA Low      | Na  |    |     |     |    |   |   |   |
| LBA Mid      | Na  |    |     |     |    |   |   |   |
| LBA High     | Na  |    |     |     |    |   |   |   |
| Device       | obs | Na | obs | DEV | Na |   |   |   |



Command

Device register-

DEV shall specify the selected device.

E0h

### 5.1.14.4 Normal Output

#### Table 52: Standby immediate command for normal output information

| Register     | 7   | 6    | 5   | 4   | 3   | 2  | 1  | 0   |  |  |
|--------------|-----|------|-----|-----|-----|----|----|-----|--|--|
| Error        | Na  | Na   |     |     |     |    |    |     |  |  |
| Sector Count | Na  |      |     |     |     |    |    |     |  |  |
| LBA Low      | Na  |      |     |     |     |    |    |     |  |  |
| LBA Mid      | Na  |      |     |     |     |    |    |     |  |  |
| LBA High     | Na  |      |     |     |     |    |    |     |  |  |
| Device       | obs | Na   | obs | DEV | Na  | Na | Na | Na  |  |  |
| Status       | BSY | DRDY | DF  | Na  | DRQ | Na | Na | ERR |  |  |

Device register-

DEV shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.

#### 5.1.14.5 Error Outputs

#### Table 53: Standby immediate command for error output information

| Register     | 7   | 6    | 5   | 4   | 3   | 2    | 1  | 0   |  |
|--------------|-----|------|-----|-----|-----|------|----|-----|--|
| Error        | Na  | Na   | Na  | Na  | Na  | ABRT | Na | Na  |  |
| Sector Count | Na  |      |     |     |     |      |    |     |  |
| LBA Low      | Na  |      |     |     |     |      |    |     |  |
| LBA Mid      | Na  | Na   |     |     |     |      |    |     |  |
| LBA High     | Na  |      |     |     |     |      |    |     |  |
| Device       | Obs | Na   | obs | DEV | Na  |      |    |     |  |
| Status       | BSY | DRDY | DF  | Na  | DRQ | Na   | Na | ERR |  |

Error register-

ABRT may be set to one if the device is not able to complete the action requested by the command.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.



5.1.14.6 Prerequisites

DRDY set to one.

### 5.1.14.7 Description

This command causes the device to immediately enter the Standby mode.

## 5.1.15 Write Multiple

## 5.1.15.1 Command Code

C5h

5.1.15.2 Protocol

PIO data-out

## 5.1.15.3 Inputs

The LBA mid, LBA High, Device, and LBA Low specify the starting sector address to be written. The Sector Count register specifies the number of sectors to be transferred.

| Table 54: Write multiple c | command for in | nuts information  |
|----------------------------|----------------|-------------------|
| iable 54. Write multiple c |                | iputs intornation |

| Register     | 7        | 6                         | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |
|--------------|----------|---------------------------|---|---|---|---|---|---|--|--|--|
| Features     | Na       | Na                        |   |   |   |   |   |   |  |  |  |
| Sector Count | Sector C | ount                      |   |   |   |   |   |   |  |  |  |
| LBA Low      | LBA(7:0) | LBA(7:0)                  |   |   |   |   |   |   |  |  |  |
| LBA Mid      | LBA(15:8 | 3)                        |   |   |   |   |   |   |  |  |  |
| LBA High     | LBA(23:1 | L6)                       |   |   |   |   |   |   |  |  |  |
| Device       | obs      | obs Na obs DEV LBA(27:24) |   |   |   |   |   |   |  |  |  |
| Command      | C5h      | C5h                       |   |   |   |   |   |   |  |  |  |

Sector Count-

Number of sectors to be transferred. A value of 00h specifies that 256 sectors shall be transferred.

LBA Low-

Starting LBA bits (7:0)

LBA Mid-

Starting LBA bits (15:8)

LBA High-

Starting LBA bits (23:16)

Device –

The LBA bit shall be set to one to specify the address is an LBA.

DEV shall specify the selected device.

Bits(3:0) starting LBA bits (27:24)

## 5.1.15.4 Normal Output

#### Table 55: Write multiple command for normal output information

| Register     | 7  | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------|----|---|---|---|---|---|---|---|
| Error        | Na |   |   |   |   |   |   |   |
| Sector Count | Na |   |   |   |   |   |   |   |
| LBA Low      | Na |   |   |   |   |   |   |   |



| LBA Mid  | Na  |      |     |     |     |    |    |     |
|----------|-----|------|-----|-----|-----|----|----|-----|
| LBA High | Na  |      |     |     |     |    |    |     |
| Device   | obs | Na   | obs | DEV | Na  | Na | Na | Na  |
| Status   | BSY | DRDY | DF  | Na  | DRQ | Na | Na | ERR |

Device register-

DEV shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.

## 5.1.15.5 Error Outputs

An unrecoverable error encountered during the execution of this command results in the termination of the command. The Command Block register contain the address of the sector where the first unrecoverable error occurred. The amount of data transferred is indeterminate.

| Register     | 7                         | 6       | 5  | 4    | 3   | 2    | 1  | 0   |  |  |
|--------------|---------------------------|---------|----|------|-----|------|----|-----|--|--|
| Error        | Na                        | WP      | MC | IDNF | MCR | ABRT | NM | Na  |  |  |
| Sector Count | Na                        |         |    |      |     |      |    |     |  |  |
| LBA Low      | LBA(7:0)                  | BA(7:0) |    |      |     |      |    |     |  |  |
| LBA Mid      | LBA(15:8                  | 3)      |    |      |     |      |    |     |  |  |
| LBA High     | LBA(23::                  | 16)     |    |      |     |      |    |     |  |  |
| Device       | Obs Na obs DEV LBA(27:24) |         |    |      |     |      |    |     |  |  |
| Status       | BSY                       | DRDY    | DF | Na   | DRQ | Na   | Na | ERR |  |  |

Table 56: Write multiple command for normal output information

Error register-

IDNF shall be set to one if a user-accessible address could not be found. IDNF shall be set to one if an address outside of the range user-accessible address is requested if command aborted is not returned. ABRT shall be set to one if an error, include an ICRC error, has occurred during an Ultra DMA data transfer. ABRT shall be set to one if an address outside of the range of user-accessible address is requested if IDNF is not set to one.

LBA Low, LBA Mid, and LBA High, Device -

Shall be written with the address of first unrecoverable error.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.15.6 Prerequisites



DRDY set to one. If bit 8 of IDENTIFY DEVICE word 59 is cleared to zero, a successful SET MULTIPLE MODE command shall proceed a WRITE MULTIPLE command.

### 5.1.15.7 Description

This command writes the number of sectors specified in the Sector Count register.

The number of sectors per block is defined by the content of word 59 of the IDENTIFY DEVICE response.

When the WRITE MULTIPLE command is issued, the SECTOR Count register contains the number of sectors (not the number of blocks) requested. The device shall interrupt for each DRQ block transferred.

IF the number of requested sectors is not evenly divisible by the block count, as many full blocks as possible are transferred, followed by a final, partial block transfer. The partial block transfer is for n sectors, where:

N = Remainder ( sector count / block count).

If the WRITE MULTIPLE command is received when WRITE MULTIPLE commands are disabled, the Write Multiple operation shall be rejected with command aborted.

Device errors encountered during WRITE MULTIPLE commands are posted after the attempted device write of the block or partial block transferred. The command ends with the sector in error, even if the error was in the middle of a block. Subsequent blocks are not transferred in the event of an error.

The contents of the Command Block Registers following the transfer of a data block that had a sector in error are undefined. The host should retry the transfer as individual requests to obtain valid error information. Interrupt pending is set when the DRQ bit is set to one at the beginning of each block or partial block.

## 5.1.16 Write Sector

## 5.1.16.1 Command Code

30h

## 5.1.16.2 Protocol

PIO data-out

## 5.1.16.3 Inputs

The LBA mid, LBA High, Device, and LBA Low specify the starting sector address to be written. The Sector Count register specifies the number of sectors to be transferred.

| Register     | 7        | 6                          | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |
|--------------|----------|----------------------------|---|---|---|---|---|---|--|--|--|
| Features     | Na       | Na                         |   |   |   |   |   |   |  |  |  |
| Sector Count | Sector C | ount                       |   |   |   |   |   |   |  |  |  |
| LBA Low      | LBA(7:0) |                            |   |   |   |   |   |   |  |  |  |
| LBA Mid      | LBA(15:8 | 3)                         |   |   |   |   |   |   |  |  |  |
| LBA High     | LBA(23:1 | L6)                        |   |   |   |   |   |   |  |  |  |
| Device       | obs      | obs LBA obs DEV LBA(27:24) |   |   |   |   |   |   |  |  |  |
| Command      | 30h      | 30h                        |   |   |   |   |   |   |  |  |  |

Table 57: Write sector command for inputs information



#### Sector Count-

Number of sectors to be transferred. A value of 00h specifies that 256 sectors shall be transferred.

LBA Low-

Starting LBA bits (7:0)

LBA Mid-

Starting LBA bits (15:8)

LBA High-

Starting LBA bits (23:16)

Device –

The LBA bit shall be set to one to specify the address is an LBA.

DEV shall specify the selected device.

Bits(3:0) starting LBA bits (27:24)

## 5.1.16.4 Normal Output

#### Table 58: Write sector command for inputs information

| Register     | 7   | 6    | 5   | 4   | 3   | 2  | 1  | 0   |  |  |  |
|--------------|-----|------|-----|-----|-----|----|----|-----|--|--|--|
| Error        | Na  | Na   |     |     |     |    |    |     |  |  |  |
| Sector Count | Na  |      |     |     |     |    |    |     |  |  |  |
| LBA Low      | Na  |      |     |     |     |    |    |     |  |  |  |
| LBA Mid      | Na  |      |     |     |     |    |    |     |  |  |  |
| LBA High     | Na  |      |     |     |     |    |    |     |  |  |  |
| Device       | obs | Na   | obs | DEV | Na  | Na | Na | Na  |  |  |  |
| Status       | BSY | DRDY | DF  | Na  | DRQ | Na | Na | ERR |  |  |  |

Device register-

DEV shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.

## 5.1.16.5 Error Outputs

An unrecoverable error encountered during the execution if this command results in the termination of the command. The Command Block registers contain the address of the sector where the first unrecoverable error occurred. The amount of data transferred is indeterminate.

| Register     | 7        | 6         | 5  | 4    | 3   | 2    | 1  | 0  |  |  |
|--------------|----------|-----------|----|------|-----|------|----|----|--|--|
| Error        | Na       | WP        | MC | IDNF | MCR | ABRT | NM | Na |  |  |
| Sector Count | Na       | Na        |    |      |     |      |    |    |  |  |
| LBA Low      | LBA(7:0) | LBA(7:0)  |    |      |     |      |    |    |  |  |
| LBA Mid      | LBA(15:8 | LBA(15:8) |    |      |     |      |    |    |  |  |

Table 59: Write sector command for error outputs information



| LBA High | LBA(23:16) |                              |     |     |          |     |  |  |
|----------|------------|------------------------------|-----|-----|----------|-----|--|--|
| Device   | Obs        | Na                           | obs | DEV | LBA(27:2 | 24) |  |  |
| Status   | BSY        | BSY DRDY DF Na DRQ Na Na ERR |     |     |          |     |  |  |

Error register-

IDNF shall be set to one if a user-accessible address could not be found. IDNF shall be set to one if an address outside of the range of user-accessible addresses is requested if command aborted is not returned.

ABRT shall be set to one if an error, including an ICRC error, has occurred during an Ultra DMA data transfer. ABRT shall be set to one if the device is not able to complete the action requested by the command. ABRT shall be set to one if an address outside of the range of user-accessible addresses is requested if IDNF is not set to one.

LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

#### 5.1.16.6 Prerequisites

DRDY set to one.

#### 5.1.16.7 Description

This command writes from 1 to 256 sectors as specified in the Sector Count register. A sector count of 0 requests 256 sectors. The device shall interrupt for each DRQ block transferred.

## 5.1.17 Write DMA

## 5.1.17.1 Command Code

CAh

5.1.17.2 Protocol

DMA

5.1.17.3 Inputs

The LBA Mid, LBA High, Device, and LBA Low specify the starting sector address to be written. The Sector Count register specifies the number of sectors to be transferred.

| Register     | 7        | 6           | 5 | 4 | 3 | 2 | 1 | 0 |  |
|--------------|----------|-------------|---|---|---|---|---|---|--|
| Features     | Na       |             |   |   |   |   |   |   |  |
| Sector Count | Sector C | ector Count |   |   |   |   |   |   |  |
| LBA Low      | LBA(7:0) | .BA(7:0)    |   |   |   |   |   |   |  |
| LBA Mid      | LBA(15:8 | LBA(15:8)   |   |   |   |   |   |   |  |

Table 60: Write DMA command for input information



| LBA High | LBA(23:1 | L6) |     |     |            |
|----------|----------|-----|-----|-----|------------|
| Device   | obs      | LBA | obs | DEV | LBA(27:24) |
| Command  | CAh      |     |     |     |            |

Sector Count-

Number of sectors to be transferred. A value of 00h specifies that 256 sectors shall be transferred.

LBA Low-

Starting LBA bits (7:0)

LBA Mid-

Starting LBA bits (15:8)

LBA High-

Starting LBA bits (23:16)

Device –

The LBA bit shall be set to one to specify the address is an LBA.

DEV shall specify the selected device.

Bits (3:0) starting LBA bits (27:24)

Normal Output

#### Table 61: Write DMA command for normal output information

| Register     | 7   | 6    | 5   | 4   | 3   | 2  | 1  | 0   |
|--------------|-----|------|-----|-----|-----|----|----|-----|
| Error        | Na  |      |     |     |     |    |    |     |
| Sector Count | Na  |      |     |     |     |    |    |     |
| LBA Low      | Na  |      |     |     |     |    |    |     |
| LBA Mid      | Na  |      |     |     |     |    |    |     |
| LBA High     | Na  |      |     |     |     |    |    |     |
| Device       | obs | Na   | obs | DEV | Na  | Na | Na | Na  |
| Status       | BSY | DRDY | DF  | Na  | DRQ | Na | Na | ERR |

Device register-

DEV shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.

## 5.1.17.4 Error Outputs

Table 62: Write DMA command for error outputs information

| Register     | 7        | 6        | 5  | 4    | 3   | 2    | 1  | 0   |  |
|--------------|----------|----------|----|------|-----|------|----|-----|--|
| Error        | ICRC     | WP       | MC | IDNF | MCR | ABRT | NM | Obs |  |
| Sector Count | Na       | a        |    |      |     |      |    |     |  |
| LBA Low      | LBA(7:0) | BA(7:0)  |    |      |     |      |    |     |  |
| LBA Mid      | LBA(15:8 | BA(15:8) |    |      |     |      |    |     |  |



| LBA High | LBA(23:1 | L6)  |     |     |          |     |    |     |  |
|----------|----------|------|-----|-----|----------|-----|----|-----|--|
| Device   | Obs      | Na   | obs | DEV | LBA(27:2 | 24) |    |     |  |
| Status   | BSY      | DRDY | DF  | Na  | DRQ      | Na  | Na | ERR |  |

Error register-

ICRC shall be set to one if an interface CRC error has occurred during an Ultra DMA data transfer. The content of this bit is not applicable for Multiword DMA transfers.

IDNF shall be set to one if a user-accessible address could not be found. INDF shall be set to one if an address outside of the range of user-accessible address is requested if command aborted is not returned.

ABRT shall be set to one if an error, including an ICRC error, has occurred during an Ultra DMA data transfer. ABRT shall be set to one if the device is not able to complete the action requested by the command. ABRT shall be set to one if an address outside of the range of user-accessible addresses is requested if IDNF is not set to one.

LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

#### 5.1.17.5 Prerequisites

DRDY set to one. The host shall initialize the DMA channel.

#### 5.1.17.6 Description

The Write DMA command allows the host to write data using the DMA data transfer protocol.

#### 5.1.18 Execute Device Diagnostic

#### 5.1.18.1 Command Code

90h

5.1.18.2 Feature Set

General feature set

5.1.18.3 Protocol

Device diagnostic

5.1.18.4 Inputs

Only the command code (90h). All other registers shall be ignored.

#### Table 63: Execute device diagnostic command for inputs information

| Register     | 7  | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------|----|---|---|---|---|---|---|---|
| Features     | Na |   |   |   |   |   |   |   |
| Sector Count | Na |   |   |   |   |   |   |   |
| LBA Low      | Na |   |   |   |   |   |   |   |



| LBA Mid  | Na  |    |     |    |    |
|----------|-----|----|-----|----|----|
| LBA High | Na  |    |     |    |    |
| Device   | obs | Na | obs | Na | Na |
| Command  | 90h |    |     |    |    |

Device –

DEV shall be ignored.

Normal Outputs

The diagnostic code written into the Error register is an 8-bit code.

Table 64: Execute device diagnostic command for normal outputs information

| Register     | 7        | 6                            | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |
|--------------|----------|------------------------------|---|---|---|---|---|---|--|--|--|
| Error        | Diagnos  | Diagnostic Code              |   |   |   |   |   |   |  |  |  |
| Sector Count | Signatur | gnature                      |   |   |   |   |   |   |  |  |  |
| LBA Low      | Signatur | gnature                      |   |   |   |   |   |   |  |  |  |
| LBA Mid      | Signatur | e                            |   |   |   |   |   |   |  |  |  |
| LBA High     | Signatur | e                            |   |   |   |   |   |   |  |  |  |
| Device       | Signatur | Signature                    |   |   |   |   |   |   |  |  |  |
| Status       | BSY      | BSY DRDY DF Na DRQ Na Na ERR |   |   |   |   |   |   |  |  |  |

Error register-

Diagnostic Code

Sector Count, LBA Low, LBA Mid, LBA High, Device registers

Device signature

Device register

DEV shall be cleared to zero.

Status register

TBD

Table 65: Execute device diagnostic command for status register information

| Code   | Description   |
|--------|---------------|
| 01h    | Device passed |
| Others | Device failed |

## 5.1.18.5 Error Outputs

Table 10 shows the error information that is returned as a diagnostic code in the Error register.

## 5.1.18.6 Prerequisites

This command shall be accepted regardless of the state of DRDY.

## 5.1.18.7 Description

This command shall cause the devices to perform the internal diagnostic tests.

#### 5.1.19 Security Set Password

- 5.1.19.1 Command Code
  - F1h
- 5.1.19.2 Feature Set



Security Mode feature set

5.1.19.3 Protocol

PIO data-out

## 5.1.19.4 Inputs

#### Table 66: Security set password command for inputs information

| Register     | 7   | 6  | 5   | 4  | 3  | 2 | 1 | 0 |
|--------------|-----|----|-----|----|----|---|---|---|
| Features     | Na  |    |     |    |    |   |   |   |
| Sector Count | Na  |    |     |    |    |   |   |   |
| LBA Low      | Na  |    |     |    |    |   |   |   |
| LBA Mid      | Na  |    |     |    |    |   |   |   |
| LBA High     | Na  |    |     |    |    |   |   |   |
| Device       | obs | Na | obs | Na | Na |   |   |   |
| Command      | F1h |    |     |    |    |   |   |   |

Device -

DEV shall specify the selected device.

Normal Outputs

#### Table 67: Security set password command for normal outputs information

| Register     | 7   | 6    | 5   | 4   | 3   | 2  | 1  | 0   |
|--------------|-----|------|-----|-----|-----|----|----|-----|
| Error        | Na  |      |     |     |     |    |    |     |
| Sector Count | Na  |      |     |     |     |    |    |     |
| LBA Low      | Na  |      |     |     |     |    |    |     |
| LBA Mid      | Na  |      |     |     |     |    |    |     |
| LBA High     | Na  |      |     |     |     |    |    |     |
| Device       | obs | Na   | obs | DEV | Na  |    |    |     |
| Status       | BSY | DRDY | DF  | Na  | DRQ | Na | Na | ERR |

Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be set to zero.

DRQ will be cleared to zero

ERR will be set to zero.

## 5.1.19.5 Error Outputs

Table 68: Security set password command for error outputs information

| Register     | 7  | 6  | 5  | 4  | 3  | 2    | 1  | 0  |
|--------------|----|----|----|----|----|------|----|----|
| Error        | Na | Na | Na | Na | Na | ABRT | Na | Na |
| Sector Count | Na |    |    |    |    |      |    |    |
| LBA Low      | Na |    |    |    |    |      |    |    |
| LBA Mid      | Na |    |    |    |    |      |    |    |



| LBA High | Na  |      |     |     |     |    |    |     |
|----------|-----|------|-----|-----|-----|----|----|-----|
| Device   | obs | Na   | obs | DEV | Na  |    |    |     |
| Status   | BSY | DRDY | DF  | Na  | DRQ | Na | Na | ERR |

Error Register

ABRT may be set to one if the device is not able to complete the action requested by the command Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) should be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.19.6 Prerequisites

DRDY set to one.

## 5.1.19.7 Description

This command transfer 512 byte of data from the host. Table 10 defines the content of this information. The data transferred controls the function of this command. Table 11 defines the interaction of the identifier and security level bits.

The revision code field shall be returned in the IDENTIFY DEVICE word 92. The valid revision codes are 0001h through FFFEh. A value of 0000h or FFFFh indicates that the Master Password Revision Code is not supported.

| Word   | Content                              |  |  |  |  |  |  |  |  |  |
|--------|--------------------------------------|--|--|--|--|--|--|--|--|--|
| 0      | Control Word                         |  |  |  |  |  |  |  |  |  |
|        | Bit 0 Identifier 0=set User password |  |  |  |  |  |  |  |  |  |
|        | 1=set Master password                |  |  |  |  |  |  |  |  |  |
|        | Bits (7:1) Reserved                  |  |  |  |  |  |  |  |  |  |
|        | Bit(8) Security level 0=High         |  |  |  |  |  |  |  |  |  |
|        | 1=Maximum                            |  |  |  |  |  |  |  |  |  |
|        | Bits(15:9) Reserved                  |  |  |  |  |  |  |  |  |  |
| 1-16   | Password(32 bytes)                   |  |  |  |  |  |  |  |  |  |
| 17     | Master Password Revision Code()      |  |  |  |  |  |  |  |  |  |
| 18-255 | Reserved                             |  |  |  |  |  |  |  |  |  |

Table 69: Security set password command's data content

Table 70: Security Set password command's identifier and security level bit interaction

| Identifie | r Level | Command result  |
|-----------|---------|---|
| User      | High    | The password supplied with the command shall be saved as the new User |
|           |         | password. The Lock mode shall be enabled from the next power-on or    |
|           |         | hardware reset. The device shall than be unlocked by either the User  |
|           |         | password it the previously set Master password.                       |



| User   | Maximum | The password supplied with the command shall be saved as the new User        |  |  |  |  |  |  |  |
|--------|---------|--|--|--|--|--|--|--|--|
|        |         | password. The lock mode shall be enabled from the next power-on or           |  |  |  |  |  |  |  |
|        |         | ardware reset. The device shall then be unlocked by only the User password   |  |  |  |  |  |  |  |
|        |         | ne Master password previously set is still stored in the device but shall no |  |  |  |  |  |  |  |
|        |         | be unlock  |  |  |  |  |  |  |  |
| Master | High or | This combination shall set a Master password but shall not enable or disable |  |  |  |  |  |  |  |
|        | Maximum | the Lock mode. The security level is not changed. Master password revision   |  |  |  |  |  |  |  |
|        |         | code set to the value in Master Password Revision Code field.                |  |  |  |  |  |  |  |

## 5.1.20 Security Unlock

## 5.1.20.1 Command Code

F2h

## 5.1.20.2 Feature Set

Security Mode feature set

5.1.20.3 Protocol

PIO data-out

5.1.20.4 Inputs

#### Table 71: Security unlock command for inputs information

| Register     | 7   | 6  | 5   | 4  | 3  | 2 | 1 | 0 |
|--------------|-----|----|-----|----|----|---|---|---|
| Features     | Na  |    |     |    |    |   |   |   |
| Sector Count | Na  | a  |     |    |    |   |   |   |
| LBA Low      | Na  | Ja |     |    |    |   |   |   |
| LBA Mid      | Na  |    |     |    |    |   |   |   |
| LBA High     | Na  |    |     |    |    |   |   |   |
| Device       | obs | Na | obs | Na | Na |   |   |   |
| Command      | F2h |    |     |    |    |   |   |   |

Device register-

DEV shall specify the selected device.

Normal Outputs

#### Table 72: Security unlock command for inputs information

| Register     | 7   | 6    | 5   | 4   | 3   | 2  | 1  | 0   |
|--------------|-----|------|-----|-----|-----|----|----|-----|
| Error        | Na  |      |     |     |     |    |    |     |
| Sector Count | Na  |      |     |     |     |    |    |     |
| LBA Low      | Na  |      |     |     |     |    |    |     |
| LBA Mid      | Na  |      |     |     |     |    |    |     |
| LBA High     | Na  |      |     |     |     |    |    |     |
| Device       | obs | Na   | obs | DEV | Na  |    |    |     |
| Status       | BSY | DRDY | DF  | Na  | DRQ | Na | Na | ERR |

Device register

DEV shall indicate the selected device.



Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be set to zero.

DRQ will be cleared to zero

ERR will be set to zero.

### 5.1.20.5 Error Outputs

The device shall return aborted if the device is in Frozen mode.

| Table 73: Security unlock | command for inputs information |
|---------------------------|--------------------------------|
|---------------------------|--------------------------------|

| Register     | 7   | 6    | 5   | 4   | 3   | 2    | 1  | 0   |
|--------------|-----|------|-----|-----|-----|------|----|-----|
| Error        | Na  | Na   | Na  | Na  | Na  | ABRT | Na | Na  |
| Sector Count | Na  | la   |     |     |     |      |    |     |
| LBA Low      | Na  | Na   |     |     |     |      |    |     |
| LBA Mid      | Na  |      |     |     |     |      |    |     |
| LBA High     | Na  |      |     |     |     |      |    |     |
| Device       | obs | Na   | obs | DEV | Na  |      |    |     |
| Status       | BSY | DRDY | DF  | Na  | DRQ | Na   | Na | ERR |

Error Register

ABRT may be set to one if the device is not able to complete the action requested by the command Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) should be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

#### 5.1.20.6 Prerequisites

DRDY set to one.

#### 5.1.20.7 Description

This command transfers 512 bytes of data from the host. Table13 defines the content of this information. If the Identifier bit is set to Master and the device is in high security level, then the password supplied shall be compared with the stored Master password. If the device is in maximum security level then the unlock shall be rejected.

If the Identifier bit is set to user then the device shall compare the supplied password with the stored User password. If the password compare fails then the device shall return command aborted to the host and decrements the unlock counter. This counter shall be initially set to five and shall decremented for each password mismatch when SECURITY UNLOCK and SECURITY ERASE UNIT commands shall be command aborted until a power-on reset or a hardware reset. SECURITY UNLOCK commands issued when the device is unlocked have no effect on the unlock counter.



## 5.1.21 Security Erase Prepare

## 5.1.21.1 Command Code

F3h

5.1.21.2 Feature Set

Security Mode feature set

5.1.21.3 Protocol

Non-data

#### 5.1.21.4 Inputs

#### Table 74: Security erase prepare command for inputs information

| Register     | 7   | 6   | 5   | 4  | 3  | 2 | 1 | 0 |  |  |
|--------------|-----|-----|-----|----|----|---|---|---|--|--|
| Features     | Na  | Na  |     |    |    |   |   |   |  |  |
| Sector Count | Na  | Va  |     |    |    |   |   |   |  |  |
| LBA Low      | Na  | Na  |     |    |    |   |   |   |  |  |
| LBA Mid      | Na  |     |     |    |    |   |   |   |  |  |
| LBA High     | Na  |     |     |    |    |   |   |   |  |  |
| Device       | obs | Na  | obs | Na | Na |   |   |   |  |  |
| Command      | F3h | F3h |     |    |    |   |   |   |  |  |

Device register-

DEV shall specify the selected device.

Normal Outputs

#### Table 75: Security erase prepare command for normal outputs information

| Register     | 7   | 6    | 5   | 4   | 3   | 2  | 1  | 0   |
|--------------|-----|------|-----|-----|-----|----|----|-----|
| Error        | Na  |      |     |     |     |    |    |     |
| Sector Count | Na  |      |     |     |     |    |    |     |
| LBA Low      | Na  | Na   |     |     |     |    |    |     |
| LBA Mid      | Na  |      |     |     |     |    |    |     |
| LBA High     | Na  |      |     |     |     |    |    |     |
| Device       | obs | Na   | obs | DEV | Na  | Na | Na | Na  |
| Status       | BSY | DRDY | DF  | Na  | DRQ | Na | Na | ERR |

Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be set to zero.

DRQ will be cleared to zero

ERR will be set to zero.

## 5.1.21.5 Error Outputs

The device shall return aborted if the device is in Frozen mode.



Table 76: Security erase prepare command for error outputs information

| Register     | 7   | 6    | 5   | 4   | 3   | 2    | 1  | 0   |  |
|--------------|-----|------|-----|-----|-----|------|----|-----|--|
| Error        | Na  | Na   | Na  | Na  | Na  | ABRT | Na | Na  |  |
| Sector Count | Na  | la   |     |     |     |      |    |     |  |
| LBA Low      | Na  | Na   |     |     |     |      |    |     |  |
| LBA Mid      | Na  | Na   |     |     |     |      |    |     |  |
| LBA High     | Na  |      |     |     |     |      |    |     |  |
| Device       | obs | Na   | obs | DEV | Na  |      |    |     |  |
| Status       | BSY | DRDY | DF  | Na  | DRQ | Na   | Na | ERR |  |

**Error Register** 

ABRT shall be set to one if the device is in Frozen mode. ABRT may be set to one if the device is not

able to complete the action requested by the command

Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) should be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

### 5.1.21.6 Prerequisites

DRDY set to one.

#### 5.1.21.7 Description

The SECURITY ERASE PREPARE command shall be issued immediately before the SECURITY ERASE UNIT command to enable device erasing and unlocking. This command prevents accidental loss of data on the device.

#### 5.1.22 Security Erase Unit

### 5.1.22.1 Command Code

F4h

5.1.22.2 Feature Set

Security Mode feature set

5.1.22.3 Protocol

PIO data-out.

5.1.22.4 Inputs

#### Table 77: Security erase unit command for inputs information

| Register     | 7  | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------|----|---|---|---|---|---|---|---|
| Features     | Na |   |   |   |   |   |   |   |
| Sector Count | Na |   |   |   |   |   |   |   |
| LBA Low      | Na |   |   |   |   |   |   |   |



| LBA Mid  | Na  |    |     |    |    |    |    |    |
|----------|-----|----|-----|----|----|----|----|----|
| LBA High | Na  |    |     |    |    |    |    |    |
| Device   | obs | Na | obs | Na | Na | Na | Na | Na |
| Command  | F4h |    |     |    |    |    |    |    |

Device register-

DEV shall specify the selected device.

Normal Outputs

Table 78: Security erase unit command for normal outputs information

| Register     | 7   | 6    | 5   | 4   | 3   | 2  | 1  | 0   |  |
|--------------|-----|------|-----|-----|-----|----|----|-----|--|
| Error        | Na  | Na   |     |     |     |    |    |     |  |
| Sector Count | Na  | la   |     |     |     |    |    |     |  |
| LBA Low      | Na  |      |     |     |     |    |    |     |  |
| LBA Mid      | Na  |      |     |     |     |    |    |     |  |
| LBA High     | Na  |      |     |     |     |    |    |     |  |
| Device       | obs | Na   | obs | DEV | Na  | Na | Na | Na  |  |
| Status       | BSY | DRDY | DF  | Na  | DRQ | Na | Na | ERR |  |

Device register

DEV shall indicate the selected device.

Status register

BSY shall be cleared to zero indicating command completion

DRDY shall be set to one.

DF (Device Fault) will be set to zero.

DRQ shall be cleared to zero

ERR shall be cleared to zero.

#### 5.1.22.5 Error Outputs

The device shall return aborted if the device is in Frozen mode, not preceded by a SECURITY ERASE PREPARE command, if Enhance Erase is specified but not supported, or if the data area is not successfully overwritten.

| Register     | 7   | 6  | 5  | 4  | 3   | 2    | 1  | 0   |
|--------------|-----|--|----|----|-----|------|----|-----|
| Error        | Na  | Na                                       | Na | Na | Na  | ABRT | Na | Na  |
| Sector Count | Na  | Ja i i i i i i i i i i i i i i i i i i i |    |    |     |      |    |     |
| LBA Low      | Na  | a  |    |    |     |      |    |     |
| LBA Mid      | Na  | Na                                       |    |    |     |      |    |     |
| LBA High     | Na  |  |    |    |     |      |    |     |
| Device       | obs | obs Na obs DEV Na                        |    |    |     |      |    |     |
| Status       | BSY | DRDY                                     | DF | Na | DRQ | Na   | Na | ERR |

Table 79: Security erase unit command for error outputs information

**Error Register** 

ABRT shall be set to one if the device is in Frozen mode, not preceded by a SECURITY ERASE PREPARE command, or if the data area is not successfully overwritten. ABRT may be set to one if the device is



not able to complete the action requested by the command.

Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) should be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

## 5.1.22.6 Prerequisites

DRDY set to one. This command shall be immediately preceded by a SECURITY ERASE PREPARE command.

## 5.1.22.7 Description

This command transfer 512 bytes of data from the host. Table12 defines the content of this information. If the password does not match the password previously saved by the device, the device shall reject the command with command aborted.

The SECURITY ERASE PREPARE command shall be completed immediately prior to the SECURITY ERASE UNIT command. If the device receives a SECURITY ERASE UNIT command without an immediately prior SECURITY ERASE PREPARE command, the device shall command abort the SECURITY ERASE UNIT command.

When Normal Erase mode is specified, the SECURITY ERASE UNIT command shall write binary zeroes to all user data areas. The Enhanced Erase mode is optional. When Enhanced Erase Mode is specified, the device shall write predetermined data patterns to all user areas. In Enhanced Erase mode, all previously written user data shall be overwritten, including sectors that are no longer in use due to reallocation.

This command shall disable the device Lock mode, however, the Master password shall still be stored internally within the device and may be reactivated later a new User password is set.

| Word   | Content   |              |                            |  |  |  |  |  |
|--------|-----------|--------------|----------------------------|--|--|--|--|--|
| 0      | Control W | Control Word |                            |  |  |  |  |  |
|        | Bit O     | Identifier   | 0=Compare User password    |  |  |  |  |  |
|        |           |              | 1= Compare Master password |  |  |  |  |  |
|        | Bit 1     | Erase mode   | 0=Normal Erase             |  |  |  |  |  |
|        |           |              | 1=Enhanced Erase           |  |  |  |  |  |
|        | Bit(15:2) | Reserved     |                            |  |  |  |  |  |
| 1-16   | Password  | (32 Bytes)   |                            |  |  |  |  |  |
| 17-255 | Reserved  |              |                            |  |  |  |  |  |

Table 80: Security erase unit password information

## 5.1.23 Security Freeze Lock

## 5.1.23.1 Command Code



F5h

## 5.1.23.2 Feature Set

Security Mode feature set

### 5.1.23.3 Protocol

Non-data.

## 5.1.23.4 Inputs

#### Table 81: Security freeze lock for inputs information

| Register     | 7   | 6  | 5   | 4  | 3  | 2  | 1  | 0  |  |
|--------------|-----|----|-----|----|----|----|----|----|--|
| Features     | Na  | Na |     |    |    |    |    |    |  |
| Sector Count | Na  | la |     |    |    |    |    |    |  |
| LBA Low      | Na  | la |     |    |    |    |    |    |  |
| LBA Mid      | Na  |    |     |    |    |    |    |    |  |
| LBA High     | Na  |    |     |    |    |    |    |    |  |
| Device       | Obs | Na | obs | Na | Na | Na | Na | Na |  |
| Command      | F5h |    |     |    |    |    |    |    |  |

Device register-

DEV shall specify the selected device.

Normal Outputs

Table 82: Security freeze lock for normal outputs information

| Register     | 7   | 6    | 5   | 4   | 3   | 2  | 1  | 0   |  |
|--------------|-----|------|-----|-----|-----|----|----|-----|--|
| Error        | Na  | Na   |     |     |     |    |    |     |  |
| Sector Count | Na  | la   |     |     |     |    |    |     |  |
| LBA Low      | Na  |      |     |     |     |    |    |     |  |
| LBA Mid      | Na  |      |     |     |     |    |    |     |  |
| LBA High     | Na  |      |     |     |     |    |    |     |  |
| Device       | Obs | Na   | obs | DEV | Na  | Na | Na | Na  |  |
| Status       | BSY | DRDY | DF  | Na  | DRQ | Na | Na | ERR |  |

Device register

DEV shall indicate the selected device.

Status register

BSY shall be cleared to zero indicating command completion

DRDY shall be set to one.

DF (Device Fault) will be set to zero.

DRQ shall be cleared to zero

ERR shall be cleared to zero.

## 5.1.23.5 Error Outputs

The device shall return aborted if the device is in Frozen mode, not preceded by a SECURITY ERASE PREPARE command, if Enhance Erase is specified but not supported, or if the data area is not successfully overwritten.

Table 83: Security freeze lock for error outputs information



| Register     | 7   | 6  | 5  | 4  | 3   | 2    | 1  | 0   |  |
|--------------|-----|--|----|----|-----|------|----|-----|--|
| Error        | Na  | Na                                       | Na | Na | Na  | ABRT | Na | Na  |  |
| Sector Count | Na  | la l |    |    |     |      |    |     |  |
| LBA Low      | Na  |  |    |    |     |      |    |     |  |
| LBA Mid      | Na  | la                                       |    |    |     |      |    |     |  |
| LBA High     | Na  |  |    |    |     |      |    |     |  |
| Device       | Obs | Obs Na obs DEV Na                        |    |    |     |      |    |     |  |
| Status       | BSY | DRDY                                     | DF | Na | DRQ | Na   | Na | ERR |  |

Error Register

ABRT shall be set to one if the device is in locked mode. ABRT may be set to one if the device is not able to complete the action requested by the command.

Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) should be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

#### 5.1.23.6 Prerequisites

DRDY set to one.

## 5.1.23.7 Description

The SECURITY FREEZE LOCK command shall set the device to Frozen mode. After command completion any other commands that update the device Lock mode shall be command aborted. Frozen mode shall be disabled by power-off or hardware reset. If SECURITY FREEZE LOCK shall be issued when the device in Frozen mode, the command executes and the device shall remain in Frozen mode.

Command disabled by SECURITY FREEZE LOCK are:

- SECUIRTY SET PASSWORD
- SECURITY UNLOCK
- SECURITY DISABLE PASSWORD
- SECURITY ERASE PREPARE
- SECURITY ERASE UNIT

## 5.1.24 Security Disable Password

5.1.24.1 Command Code

F6h

5.1.24.2 Feature Set

Security Mode feature set

5.1.24.3 Protocol



PIO data-out.

## 5.1.24.4 Inputs

## Table 84: Security disable password command for inputs information

| Register     | 7   | 6                         | 5 | 4 | 3 | 2 | 1 | 0 |  |
|--------------|-----|---------------------------|---|---|---|---|---|---|--|
| Features     | Na  | Na                        |   |   |   |   |   |   |  |
| Sector Count | Na  | la                        |   |   |   |   |   |   |  |
| LBA Low      | Na  | la                        |   |   |   |   |   |   |  |
| LBA Mid      | Na  |                           |   |   |   |   |   |   |  |
| LBA High     | Na  |                           |   |   |   |   |   |   |  |
| Device       | obs | obs Na obs Na Na Na Na Na |   |   |   |   |   |   |  |
| Command      | F6h |                           |   |   |   |   |   |   |  |

Device register-

DEV shall specify the selected device.

Normal Outputs

#### Table 85: Security disable password command for normal outputs information

| Register     | 7   | 6    | 5   | 4   | 3   | 2  | 1  | 0   |  |
|--------------|-----|------|-----|-----|-----|----|----|-----|--|
| Error        | Na  | Na   |     |     |     |    |    |     |  |
| Sector Count | Na  | a    |     |     |     |    |    |     |  |
| LBA Low      | Na  | a    |     |     |     |    |    |     |  |
| LBA Mid      | Na  |      |     |     |     |    |    |     |  |
| LBA High     | Na  |      |     |     |     |    |    |     |  |
| Device       | obs | Na   | obs | DEV | Na  | Na | Na | Na  |  |
| Status       | BSY | DRDY | DF  | Na  | DRQ | Na | Na | ERR |  |

Device register

DEV shall indicate the selected device.

Status register

BSY shall be cleared to zero indicating command completion

DRDY shall be set to one.

DF (Device Fault) will be set to zero.

DRQ shall be cleared to zero

ERR shall be cleared to zero.

#### 5.1.24.5 Error Outputs

The device shall return aborted if the device is in Locked mode, or device is in Frozen mode.

Table 86: Security disable password command for error outputs information

| Register     | 7  | 6  | 5  | 4  | 3  | 2    | 1  | 0  |
|--------------|----|----|----|----|----|------|----|----|
| Error        | Na | Na | Na | Na | Na | ABRT | Na | Na |
| Sector Count | Na |    |    |    |    |      |    |    |
| LBA Low      | Na |    |    |    |    |      |    |    |
| LBA Mid      | Na |    |    |    |    |      |    |    |
| LBA High     | Na |    |    |    |    |      |    |    |



| Device | obs | Na   | obs | DEV | Na  |    |    |     |
|--------|-----|------|-----|-----|-----|----|----|-----|
| Status | BSY | DRDY | DF  | Na  | DRQ | Na | Na | ERR |

#### Error Register

ABRT may be set to one if the device is not able to complete the action requested by the command.

Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) should be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

## 5.1.24.6 Prerequisites

DRDY set to one. Device shall be in Unlocked mode.

### 5.1.24.7 Description

The SECURITY DISABLE PASSWORD command transfer 512 bytes of data from the host. Table 13 defines the content of this information. If the password selected by word 0 matches the password previously saved by the device, the device shall disable the Lock mode. This command shall not change the Master password. The Master password shall be reactivated when a User password if set.

 Table 87: Security disable password command content

| Word   | Content             |                            |
|--------|---------------------|----------------------------|
| 0      | Control Word        |                            |
|        | Bit 0 Identifier    | 0=Compare User password    |
|        |                     | 1= Compare Master password |
|        | Bit(15:1) Reserved  |                            |
| 1-16   | Password (32 Bytes) |                            |
| 17-255 | Reserved            |                            |



# 6. Part Number Rule

| CODE   | 1                                 | 2                 | 3  | 4   | 5  | 6   | 7  | 8   | 9                                  | 10              | 11       | 12      | 13           |      | 14            | 15              | 16                | 17 | 18  | 19   | 20  |
|--|-----------------------------------|-------------------|--|---|--|---|--|-----|------------------------------------|-----------------|----------|---------|--------------|------|---------------|-----------------|-------------------|----|-----|------|-----|
|  | D                                 | С                 | 1  | Т   | -  | 0   | 8  | G   | J                                  | 3               | 0        | Α       | C            |      | 2             | Q               | S                 |    |     |      | L   |
| Description  | Description Disk CFast - Capacity |                   |  |   | ity  | Ca  | Category FW Operation Internal CH. Flash - Customized Code |     |                                    |                 |          |         |              |      |               |                 |                   |    |     |      |     |
|  |                                   |                   |  |   |  |   |  |     |                                    | Defi            | niti     | on      |              |      |               |                 |                   |    |     |      |     |
| Code 1 <sup>st</sup> (Disk)                          |                                   |                   |  |   | Code 12 <sup>th</sup> (Firmware version)             |   |  |     |                                    |                 |          |         |              |      |               |                 |                   |    |     |      |     |
| D : Disk   |                                   |                   |  |   |  |   |  |     | A: Standard F/W version            |                 |          |         |              |      |               |                 |                   |    |     |      |     |
| Code 2 <sup>nd</sup> ~ 4 <sup>th</sup> (Form Factor) |                                   |                   |  |   |  | Code 13 <sup>th</sup> (Operation Temperature) |  |     |                                    |                 |          |         |              |      |               |                 |                   |    |     |      |     |
| C1T: CFast D150Q                                     |                                   |                   |  |   | C: Standard Grade (0°C ~ +70°C )                     |   |  |     |                                    |                 |          |         |              |      |               |                 |                   |    |     |      |     |
|  |                                   |                   |  |   | W: Industry Grade (-40 $^\circ$ C ~ +85 $^\circ$ C ) |   |  |     |                                    |                 |          |         |              |      |               |                 |                   |    |     |      |     |
| Code 6 <sup>th</sup> ~8 <sup>th</sup> (Capacity)     |                                   |                   |  |   |  |   |  | (   | Code 14                            | <sup>th</sup> ( | Internal | contro  | ol)          |      |               |                 |                   |    |     |      |     |
| 02G: 2GB, 04G: 4GB, 08G: 8GB                         |                                   |                   |  |   | Code 15 <sup>th</sup> (Channel of data transfer)     |   |  |     |                                    |                 |          |         |              |      |               |                 |                   |    |     |      |     |
| 16G: 16GB, 32G: 32GB,64G: 64GB, A28: 128GB           |                                   |                   |  | S: S  | S: Single Channel D: Dual Channels                   |   |  |     |                                    |                 |          |         |              |      |               |                 |                   |    |     |      |     |
|  |                                   |                   |  |   | Q: F   | Q: Four Channels E: Eight Channels (Octonary) |  |     |                                    |                 |          |         |              |      |               |                 |                   |    |     |      |     |
|  | Code                              | 9 <sup>th</sup> ~ | '11 <sup>th</sup> (                      | Serie   | es)  |   |  |     | Code 16 <sup>th</sup> (Flash Type) |                 |          |         |              |      |               |                 |                   |    |     |      |     |
| J30: D150 series                                     | ;                                 |                   |  |   |  |   |  |     | S: Samsung SLC                     |                 |          |         |              |      |               |                 |                   |    |     |      |     |
|  |                                   |                   |  |   |  |   |  |     | T: №                               | licro           | n SLC    |         |              |      |               |                 |                   |    |     |      |     |
| CODE   | 1                                 | 2                 | 3  | 4<br>T  | 5  | 6   | 7<br>8   | 8   | 9                                  | 10<br>3         | 11       | 12      | 13           |      | 14            | 15              | 16<br>S           | 17 | 18  | 19   | 20  |
| Description  | D<br>Disk                         | С                 | 1<br>CFast                               | 1   | -  | 0   | <b>o</b><br>apaci  | G   | J                                  | э<br>atego      | 0        | A<br>FW | C<br>Operati | on   | A<br>Internal | <b>Q</b><br>сн. | <b>S</b><br>Flash |    | Cus | tomi | zed |
| Description  | DISK                              |                   | Crast                                    |   | -  |   | apac   | ity |                                    |                 | -        |         | Temp         |      | Control       | CH.             | FIGSI             | -  | (   | Code | !   |
|  |                                   |                   | . st                                     |   |  |   |  |     |                                    | Defi            | niti     |         |              | h (- |               |                 |                   |    |     |      |     |
| Code 1 <sup>st</sup> (Disk)                          |                                   |                   |  |   | Code 12 <sup>th</sup> (Firmware version)             |   |  |     |                                    |                 |          |         |              |      |               |                 |                   |    |     |      |     |
| D : Disk   |                                   |                   |  | A: Standard F/W version                                   |  |   |  |     |                                    |                 |          |         |              |      |               |                 |                   |    |     |      |     |
| Code 2 <sup>nd</sup> ~ 4 <sup>th</sup> (Form Factor) |                                   |                   |  | Code 13 <sup>th</sup> (Operation Temperature)             |  |   |  |     |                                    |                 |          |         |              |      |               |                 |                   |    |     |      |     |
| C1T: CFast D150Q                                     |                                   |                   |  | C: Standard Grade ( $0^{\circ}C^{\sim}$ +70 $^{\circ}C$ ) |  |   |  |     |                                    |                 |          |         |              |      |               |                 |                   |    |     |      |     |
|  |                                   |                   |  | W: Industry Grade (-40°C~ +85°C)                          |  |   |  |     |                                    |                 |          |         |              |      |               |                 |                   |    |     |      |     |
| Code 6 <sup>th</sup> ~8 <sup>th</sup> (Capacity)     |                                   |                   | Code 14 <sup>th</sup> (Internal control) |   |  |   |  |     |                                    |                 |          |         |              |      |               |                 |                   |    |     |      |     |
|  |                                   |                   |  | A: Flash in BGA package                                   |  |   |  |     |                                    |                 |          |         |              |      |               |                 |                   |    |     |      |     |
| 16G: 16GB, 32G: 32GB                                 |                                   |                   |  |   | Code 15 <sup>th</sup> (Channel of data transfer)     |   |  |     |                                    |                 |          |         |              |      |               |                 |                   |    |     |      |     |
|  |                                   |                   |  |   | S: Single Channel D: Dual Channels                   |   |  |     |                                    |                 |          |         |              |      |               |                 |                   |    |     |      |     |
| the the reader and                                   |                                   |                   |  |   | Q: Four Channels E: Eight Channels (Octonary)        |   |  |     |                                    |                 |          |         |              |      |               |                 |                   |    |     |      |     |
| Code 9 <sup>th</sup> ~11 <sup>th</sup> (Series)      |                                   |                   |  |   | Code 16 <sup>th</sup> (Flash Type)                   |   |  |     |                                    |                 |          |         |              |      |               |                 |                   |    |     |      |     |
|  |                                   |                   |  |   | S: Samsung SLC                                       |   |  |     |                                    |                 |          |         |              |      |               |                 |                   |    |     |      |     |
|  |                                   |                   |  |   |  |   |  |     | T: Micron SLC                      |                 |          |         |              |      |               |                 |                   |    |     |      |     |



| CERTI  | FICATE  |
|--|---|
| Report No. :   | : July 11, 2011<br>117154R-ITCEP07V04                     |
| This is to certify that the following des<br>Product : CFast D150Q<br>Trade name : InnoDisk<br>Model Number : DC1T-XXGJ30A<br>Company Name : Innodisk Corpo                                | signated product  |
| Product : CFast D150Q  |   |
| Trade name : InnoDisk  |   |
| Model Number : DC1T-XXGJ30A  | XXXXX   |
| Company Name : Innodisk Corpo  | pration.  |
|  |   |
| This product, which has been issued to<br>Laboratory, is based on a single evan<br>comply with the requirements of the to<br>EN 55022:2006+A1: 2007 Class B<br>EN 61000-3-2: 2006+A2: 2009 | the t <mark>est report listed as ab</mark> ove in QuieTek |
| Laboratory, is based on a single eva   | luation of one sample and confirmed to                    |
| comply with the requirements of the f  | following EMC standard.                                   |
|  |   |
| EN 55022:2006+A1: 2007 Class B   | EN 55024: 19 <mark>98+A1: 2001+A</mark> 2: 2003           |
| EN 61000-3-2: 2006+A2: 2009  | IEC 61000-4-2: <mark>2008</mark>                          |
| EN 61000-3-3: 2008   | IEC 61000-4-3: <mark>2010</mark>                          |
|  | IEC 61000-4-4: <mark>2011</mark>                          |
|  | IEC 61000-4-5: 2005                                       |
|  | IEC 61000-4-6: 2008                                       |
|  | IEC 61000-4-8: 2009                                       |
|  | IEC 61000-4-11: 2004                                      |
|  |   |
|  |   |
|  | TEST LABORATORY   |
|  | Hand  |
|  | Vincent Lin / Manager                                     |
|  | vincent En y Hanager                                      |
| والمحادث المراجع والمحاد المحاد ا   | אבאבא מא מא באבאבא מא מא מא                               |

QuieTek No.5-22, Ruishukeng, Linkou Dist., New Taipei City 24451, Taiwan, R.O.C. TEL:+886-2-8601-3788 FAX:+886-2-8601-3789 Email:service@quietek.com http://www.quietek.com



QuieTek No.5-22, Ruishukeng, Linkou Dist., New Taipei City 24451, Taiwan, R.O.C. TEL:+886-2-8601-3788 FAX:+886-2-8601-3789 Email:service@quietek.com http://www.quietek.com





# 宜鼎國際股份有限公司

Tel:(02)2696-3000 Fax:(02)2696-2000 Internet: http://www.innodisk.com/

## RoHS 自我宣告書(RoHS Declaration of Conformity)

一、 宜鼎國際股份有限公司(以下稱本公司)特此保證售予貴公司之所有產品,皆 符合歐盟 2002/95/EC 關於 RoHS 之規範要求。

InnoDisk Corporation declares that all products sold to the company, are complied with European Union RoHS Directive (2002/95/EC) requirement

二、本公司同意因本保證書或與本保證書相關事宜有所爭議時,雙方宜友好協商, 達成協議。

InnoDisk Corporation agrees that both parties shall settle any dispute arising from or in connection with this Declaration of Conformity by friendly negotiations.

| Name of hazardous substance    | Limited of RoHS ppm (mg/kg) |  |  |  |  |  |  |
|--------------------------------|-----------------------------|--|--|--|--|--|--|
| Cd                             | < 100 ppm                   |  |  |  |  |  |  |
| Pb                             | < 1000 ppm                  |  |  |  |  |  |  |
| Hg                             | < 1000 ppm                  |  |  |  |  |  |  |
| Chromium VI (Cr+6)             | < 1000 ppm                  |  |  |  |  |  |  |
| Polybromodiphenyl ether (PBDE) | < 1000 ppm                  |  |  |  |  |  |  |
| Polybrominated Biphenyls (PBB) | < 1000 ppm                  |  |  |  |  |  |  |

## 立保證書人

Company name 公司名稱: InnoDisk Corporation 宜鼎國際股份有限公司

Company Representative 公司代表人: <u>Richard Lee</u> 李鐘亮

Company Representative Title 公司代表人職稱: Chairman 董事長

Date 日期;<u>2011 / 10 / 20</u>

