# **NEC** NEC LCD Technologies, Ltd.

# TFT COLOR LCD MODULE

NL3224BC35-22

14cm (5.5 Type) QVGA



This DATA SHEET is updated document from DOD-PP-0301(6).

All information is subject to change without notice. Please confirm the sales representative before starting to design your system.

## INTRODUCTION

The Copyright to this document belongs to NEC LCD Technologies, Ltd. (hereinafter called "NEC"). No part of this document will be used, reproduced or copied without prior written consent of NEC.

NEC does and will not assume any liability for infringement of patents, copyrights or other intellectual property rights of any third party arising out of or in connection with application of the products described herein except for that directly attributable to mechanisms and workmanship thereof. No license, express or implied, is granted under any patent, copyright or other intellectual property right of NEC.

Some electronic parts/components would fail or malfunction at a certain rate. In spite of every effort to enhance reliability of products by NEC, the possibility of failures and malfunction might not be avoided entirely. To prevent the risks of damage to death, human bodily injury or other property arising out thereof or in connection therewith, each customer is required to take sufficient measures in its safety designs and plans including, but not limited to, redundant system, fire-containment and anti-failure.

The products are classified into three quality grades: "Standard", "Special", and "Specific" of the highest grade of a quality assurance program at the choice of a customer. Each quality grade is designed for applications described below. Any customer who intends to use a product for application other than that of Standard quality grade is required to contact an NEC sales representative in advance.

The **Standard** quality grade applies to the products developed, designed and manufactured in accordance with the NEC standard quality assurance program, which are designed for such application as any failure or malfunction of the products (sets) or parts/components incorporated therein a customer uses are, directly or indirectly, free of any damage to death, human bodily injury or other property, like general electronic devices.

Examples: Computers, office automation equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment, industrial robots, etc.

The **Special** quality grade applies to the products developed, designed and manufactured in accordance with an NEC quality assurance program stricter than the standard one, which are designed for such application as any failure or malfunction of the products (sets) or parts/components incorporated therein a customer uses might directly cause any damage to death, human bodily injury or other property, or such application under more severe condition than that defined in the Standard quality grade without such direct damage.

Examples: Control systems for transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, medical equipment not specifically designed for life support, safety equipment, etc.

The **Specific** quality grade applies to the products developed, designed and manufactured in accordance with the standards or quality assurance program designated by a customer who requires an extremely higher level of reliability and quality for such products.

Examples: Military systems, aircraft control equipment, aerospace equipment, nuclear reactor control systems, medical equipment/devices/systems for life support, etc.

The quality grade of this product is the "Standard" unless otherwise specified in this document.

# **CONTENTS**

INTRODUCTION	2
1. OUTLINE	4
1.1 STRUCTURE AND PRINCIPLE	
1.2 APPLICATION	
1.3 FEATURES	
2. GENERAL SPECIFICATIONS	
3. BLOCK DIAGRAM	6
4. DETAILED SPECIFICATIONS	
4.1 MECHANICAL SPECIFICATIONS	
4.2 ABSOLUTE MAXIMUM RATINGS	
4.3 ELECTRICAL CHARACTERISTICS	
4.3.1 LCD panel signal processing board	
4.3.2 Backlight lamp	
4.3.3 Power supply voltage ripple	. 11
4.3.4 Fuse	. 11
4.4 POWER SUPPLY VOLTAGE SEQUENCE	
4.4.1 LCD panel signal processing board	
4.4.2 Inverter	
4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS	
4.5.1 LCD panel signal processing board	.13
4.5.2 Backlight lamp	.14
4.5.3 Positions of plugs and a socket	.14
4.6 DISPLAY COLORS AND INPUT DATA SIGNALS	
4.7 DISPLAY POSITIONS	
4.8.1 QVGA mode	
4.8.2 VGA mode	
4.9.1 QVGA mode	
4.9.2 VGA mode	
4.10 OPTICS	
4.10.1 Optical characteristics	
4.10.2 Definition of contrast ratio	31
4.10.3 Definition of luminance uniformity	31
4.10.4 Definition of response times	
4.10.5 Definition of viewing angles.	
5. ESTIMATED LUMINANCE LIFETIME.	
6. RELIABILITY TESTS.	
7. PRECAUTIONS	
7.1 MEANING OF CAUTION SIGNS	
7.2 CAUTIONS	
7.3 ATTENTIONS	
7.3.1 Handling of the product	
7.3.2 Environment.	
7.3.3 Characteristics	
7.3.4 Other	
8. OUTLINE DRAWINGS	.37
8.1 FRONT VIEW	
8.2 REAR VIEW	38

## 1. OUTLINE

## 1.1 STRUCTURE AND PRINCIPLE

Color LCD module NL3224BC35-22 is composed of the amorphous silicon thin film transistor liquid crystal display (a-Si TFT LCD) panel structure with driver LSIs for driving the TFT (Thin Film Transistor) array and a backlight.

The a-Si TFT LCD panel structure is injected liquid crystal material into a narrow gap between the TFT array glass substrate and a color-filter glass substrate.

Color (Red, Green, Blue) data signals from a host system (e.g. signal generator, etc.) are modulated into best form for active matrix system by a signal processing circuit, and sent to the driver LSIs which drive the individual TFT arrays.

The TFT array as an electro-optical switch regulates the amount of transmitted light from the backlight assembly, when it is controlled by data signals. Color images are created by regulating the amount of transmitted light through the TFT array of red, green and blue dots.

## 1.2 APPLICATION

• For industrial use

## 1.3 FEATURES

- Adoption of ST-NLT (Super-Transmissive Natural Light TFT)
- High luminance
- Wide color gamut
- Wide viewing angle
- Low reflection
- 6-bit digital RGB signals
- Reversible-scan direction
- Selectable QVGA or VGA mode
- Edge light type (without inverter)
- Replaceable lamp for backlight
- Acquisition product for UL60950-1/CSA-C22.2 No.60950-1-03 (File number: E170632)
- Compliance with the European RoHS directive (2002/95/EC) (From product which was produced after April. 1, 2006)


# 2. GENERAL SPECIFICATIONS

Display area	111.36 (H) × 83.52 (V) mm
Diagonal size of display	14cm (5.5 inches)
Drive system	a-Si TFT active matrix
Display color	262,144 colors
Pixel	320 (H) × 240 (V) pixels
Pixel arrangement	RGB (Red dot, Green dot, Blue dot) vertical stripe
Dot pitch	$0.116 \text{ (H)} \times 0.348 \text{ (V)} \text{ mm}$
Pixel pitch	$0.348 \text{ (H)} \times 0.348 \text{ (V)} \text{ mm}$
Module size	134.0 (W) × 104.5 (H) × 12.5 (D) mm (typ.)
Weight	215g (typ.)
Contrast ratio Note1	500:1 (typ.)
Viewing angle Note1	At the contrast ratio ≥ 10:1  • Horizontal: Right side 55° (typ.), Left side 55° (typ.)  • Vertical: Up side 50° (typ.), Down side 40° (typ.)
Designed viewing direction	<ul> <li>At DPSH, DPSV= Low or Open: Normal scan</li> <li>Viewing direction without image reversal: Down side (6 o'clock)</li> <li>Viewing direction with contrast peak: Up side (12 o'clock)</li> <li>Viewing angle with optimum grayscale (γ≒ 2.2): Normal axis (perpendicular)</li> </ul>
Polarizer surface	Clear + Antireflection (AR)
Polarizer pencil-hardness	2H (min.) [by JIS K5400]
Color gamut	At LCD panel center 50% (typ.) [against NTSC color space]
Response time	$Ton + Toff (10\% \longleftrightarrow 90\%)$ 30ms (typ.)
Luminance	At IBL= 5.0mArms / lamp 750cd/m2 (typ.)
Signal system	6-bit digital signals for data of RGB colors, Dot clock (CLK), Data enable (DE), Horizontal synchronous signal (Hsync), Vertical synchronous signal (Vsync)
Power supply voltage	LCD panel signal processing board: 3.3V or 5.0V
Backlight	Edge light type: 2 cold cathode fluorescent lamps  Replaceable part  Lamp holder set: Type No. 55LHS11  Recommended inverter (Option)  Inverter: Type No. 55PW131
Power consumption Note1	At IBL= 5.0mArms / lamp, Checkered flag pattern 3.8W (typ., Power dissipation of the inverter is not included.)

Note1: At QVGA mode




## 3. BLOCK DIAGRAM



Note1: Relations between GND (Signal ground), shield plate and VBLC (Lamp low voltage terminal) in the LCD module are as follows.

Front shield plate - Rear shield plate	Not connected
GND - Front shield plate and Rear shield plate	Not connected
VBLC - Front shield plate and Rear shield plate	Not connected
GND - VBLC	Not connected



Note2: GND and GNDB must be connected to customer equipment's ground, and it is recommended that these grounds are connected together in customer equipment.

Note3: Pull-down resistance of DPSH pin

Power supply voltage	Pull-d	own resistance of DPSH pir	n (kΩ)
VCC	min.	typ.	max.
at 3.3V	8.2	13.0	18.3
at 5.0V	6.0	10.0	15.0

Note4: Pull-down resistance of DPSV pin and Q/V pin

	_ \ \		
Power supply voltage	Pull-down re	esistance of DPSV pin and C	Q/V pin (kΩ)
VCC	min.	typ.	max.
at 3.3V	13.0	18.3	23.0
at 5.0V	10.0	15.0	20.0

## 4. DETAILED SPECIFICATIONS

## 4.1 MECHANICAL SPECIFICATIONS

Parameter	Specification		Unit
Module size	$134.0 \pm 0.5 \text{ (W)} \times 104.5 \pm 0.5 \text{ (H)} \times 12.5 \pm 0.5 \text{ (D)}$	Note1	mm
Display area	111.36 (H) × 83.52 (V)	Note1	mm
Weight	215 (typ.), 225 (max.)		g

Note1: See "8. OUTLINE DRAWINGS".

## 4.2 ABSOLUTE MAXIMUM RATINGS

	Parameter			Rating	Unit	Remarks
Power supply	LCD panel signal processing board		VCC	-0.3 to +6.5	V	
voltage	Lamp vo	ltage	VBLH	1,500	Vrms	
Input voltage	Display s Note		VD	0.2 t- VCC : 0.2	V	Ta= 25°C
for signals	Function s Note		VF	-0.3 to VCC+0.3	V	
]	Incident light intensity	1	II	150,000	lx	Note3
	Storage temperature		Tst	-30 to +80	°C	-
Omanatin	a tammanatuna	Front surface	TopF	-10 to +70	°C	Note4
Operating	g temperature	Rear surface	TopR	-10 to +75	°C	Note5
				≤ 95	%	Ta ≤ 40°C
				≤ 85	%	40 < Ta ≤ 50°C
	Relative humidity		RH	≤ 70	%	50 < Ta ≤ 55°C
Note6		КП	≤ 60	%	55 < Ta ≤ 60°C	
			≤ 50	%	60 < Ta ≤ 65°C	
				≤ 42	%	65 < Ta ≤ 70°C
Absolute humidity Note6			АН	≤ 83 Note7	g/m <sup>3</sup>	Ta > 70°C

Note1: CLK, Hsync, Vsync, DE, DATA (R0 to R5, G0 to G5, B0 to B5)

Note2: DPSH, DPSV, Q/V

Note3: If the product surface (polarizer) is exposed to an ultraviolet ray, the polarizer may discolor (Surface treatment may be damaged.). Use a filter to protect the polarizer from the ultraviolet ray

Note4: Measured at center of LCD panel surface (including self-heat)

Note5: Measured at center of LCD module's rear shield surface (including self-heat)

Note6: No condensation

Note7: Water amount at Ta= 70°C and RH= 42%

# 4.3 ELECTRICAL CHARACTERISTICS

# 4.3.1 LCD panel signal processing board

(Ta= 25°C)

Parameter		Symbol	min.	typ.	max.	Unit	Remarks		
D 1 1		VCC	3.0	3.3	3.6	V	at VCC= 3.3V		
Power supply volt	agc	VCC	4.75	5.0	5.25	V	at VCC= 5.0V		
	QVGA		-	65 Note1	105 Note2	mA	at VCC= 3.3V		
Power supply current	mode	ICC	ı	50 Note1	85 Note2	mA	at VCC= 5.0V		
Tower suppry current	VGA mode		VGA	icc	ı	95 Note1	175 Note2	mA	at VCC= 3.3V
				ı	70 Note1	130 Note2	mA	at VCC= 5.0V	
Logic input voltage for	High	VDLH	0.7VCC	-	VCC	V	CMOS level		
display signals	Low	VDLL	0	-	0.3VCC	V	CIVIOS IEVEI		
Input voltage for DPSH,	High	VFDH	0.7VCC	-	VCC	V			
DPSV and Q/V signal	Low	VFDL	0	-	0.9	V	-		

Note1: Checkered flag pattern [by EIAJ ED-2522]

Note2: Pattern for maximum current

## 4.3.2 Backlight lamp


 $(Ta=25^{\circ}C, Note1)$ 

Parameter	Symbol	min.	typ.	max.	Unit	Remarks
Lamp current Note3	IBL	4.5	5.0	5.5	mArms	at IBL= $5.0$ mArms: L= $750$ cd/m <sup>2</sup>
Lamp voltage Note2, Note3	VBLH	ı	350	-	Vrms	-
Lamp starting voltage	VS	550	-	-	Vrms	Ta= 25°C
Note2, Note3, Note4, Note7	V 15	780	-	-	Vrms	Ta= -10°C
Lamp oscillation frequency Note5	FO	39	43	47	kHz	-

Note1: This product consists of 2 backlight lamps, and these specifications are for each lamp.

Note2: The lamp voltage cycle between lamps should be kept on a same phase. "VS" and "VBLH" are the voltage value between low voltage side (Cold) and high voltage side (Hot).

Note3: The asymmetric ratio of working waveform for lamps (Power supply voltage peak ratio, power supply current peak ratio and waveform space ratio) should be less than 5 % (See the following figure.). If the waveform is asymmetric, DC (Direct current) element apply into the lamp. In this case, a lamp lifetime may be shortened, because a distribution of a lamp enclosure substance inclines toward one side between low voltage terminal (Cold terminal) and high voltage terminal (Hot terminal). When designing the inverter, evaluate asymmetric of lamp working waveform sufficiently.



$$\frac{\begin{vmatrix} Pa - Pb \end{vmatrix}}{Pb} \times 100 \le 5 \%$$

$$\frac{\begin{vmatrix} Sa - Sb \end{vmatrix}}{Sb} \times 100 \le 5 \%$$

Pa: Supply voltage/current peak for positive, Pb: Supply voltage/current peak for negative Sa: Waveform space for positive part, Sb: Waveform space for negative part.

Note4: The inverter should be designed so that the lamp starting voltage can be maintained for more than 1 second. Otherwise the lamp may not be turned on.

Note5: In case "FO" is not the recommended value, beat noise may display on the screen, because of interference between "FO" and "1/th". Recommended value of "FO" is as following

$$FO = \frac{1}{4} \times \frac{1}{th} \times (2n-1)$$

th: Horizontal cycle (See "4.9 INPUT SIGNAL TIMINGS".)


n: Natural number (1, 2, 3 ······)

Note6: Method of lamp cable installation may invite fluctuation of lamp current and voltage or asymmetric of lamp working waveform. When designing method of lamp cable installation, evaluate the fluctuation of lamp current, voltage and working waveform sufficiently.

Note7: In case of Inverter with Ballast capacitor, "VS" is the voltage level between Ballast capacitor and Connector (Refer to the below "Example of measurement"). "VS" should be designed to be more than minimum "VS". Otherwise the lamp may not be turned on because the lamp starting voltage is less than minimum "VS".

## Example of measurement

Probe capacitance: 3pF (Tektronix, Inc.: P6015A)



## 4.3.3 Power supply voltage ripple

This product works, even if the ripple voltage levels are beyond the permissible values as following the table, but there might be noise on the display image.

Power supply voltage		Ripple voltage Note1 (Measure at input terminal of power supply)	Unit
VCC	3.3V	≤ 100	mVp-p
VCC	5.0V	≤ 100	mVp-p

Note1: The permissible ripple voltage includes spike noise.


# 4.3.4 Fuse

Parameter	Fuse		Dating	Eucing ourrant	Remarks
Farameter	Type	Supplier	Rating	Fusing current	Kemarks
VCC	ICP-S1.8	DOHM Co. 1 td	1.8A	4.0A	Note1
VCC	ICF-51.8	ROHM Co., Ltd.	50V	4.0A	Note1

Note1: The power supply capacity should be more than the fusing current. If it is less than the fusing current, the fuse may not blow in a short time, and then nasty smell, smoke and so on may occur.

## 4.4 POWER SUPPLY VOLTAGE SEQUENCE


## 4.4.1 LCD panel signal processing board



Note1: In terms of voltage variation (voltage drop) while VCC rising edge is below 3.0V in "VCC = 3.3V" or 4.75V in "VCC = 5.0V", a protection circuit may work, and then this product may not work.

Note2: Display signals (CLK, Hsync, Vsync, DE, DATA (R0 to R5, G0 to G5, B0 to B5)) and function signals (DPSH, DPSV, Q/V) must be Low or High-impedance, exclude the VALID period (See above sequence diagram), in order to avoid that internal circuits is damaged. If some of display and function signals of this product are cut while this product is working, even if the signal input to it once again, it might not work normally. VCC should be cut when the display and function signals are stopped.

## 4.4.2 Inverter (Option)



Note1: These are the display and function signals for LCD panel signal processing board.

Note2: The backlight should be turned on within the valid period of display and function signals, in order to avoid unstable data display.

# 4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS

# 4.5.1 LCD panel signal processing board

CN1 socket (LCD module side): 08 6260 033 340 829+ (Kyocera Elco Corp.)

Pin No.	Symbol	Signal	Remarks
1	GND	Ground	Note1
2	CLK	Dot clock	
3	Hsync	Horizontal synchronous signal	-
4	Vsync	Vertical synchronous signal	
5	GND	Ground	Note1
6	R0	Red data (LSB)	Least significant bit
7	R1	Red data	
8	R2	Red data	
9	R3	Red data	_
10	R4	Red data	
11	R5	Red data (MSB)	Most significant bit
12	GND	Ground	Note1
13	G0	Green data (LSB)	Least significant bit
14	G1	Green data	
15	G2	Green data	
16	G3	Green data	-
17	G4	Green data	
18	G5	Green data (MSB)	Most significant bit
19	GND	Ground	Note1
20	В0	Blue data (LSB)	Least significant bit
21	B1	Blue data	
22	B2	Blue data	
23	В3	Blue data	_
24	B4	Blue data	
25	B5	Blue data (MSB)	Most significant bit
26	GND	Ground	Note1
27	DE	Selection of DE / Fixed mode	Data enable signal: DE mode High or Open: Fixed mode
28	VCC	Power supply	Note1
29	VCC	Power supply	110101
30	DPSH	Selection of scan direction (Horizontal)	Low or Open: Normal scan Note2
31	DPSV	Selection of scan direction (Vertical)	High: Reverse scan
32	Q/V	Selection of QVGA / VGA mode	High: VGA mode Note2
33	GND	Ground	Note1

Note1: All VCC and GND terminals should be used without any non-connected lines.

Note2: See "4.8 SCANNING DIRECTIONS".

## 4.5.2 Backlight lamp

Attention: VBLH and VBLC must be connected correctly. Wrong connections will cause electric shock and also break down of the product.

CN2 plug: BHR-03VS-1 (J.S.T Mfg. Co., Ltd.) Adaptable socket: SM03 (4.0) B-BHS-1-TB (LF) (SN),

SM03 (4.0) B-BHS-1-TB (J.S.T. Mfg. Co., Ltd.)


		` '	
Pin No.	Symbol	Signal	Remarks
1	VBLH	High voltage (Hot)	Cable color: Pink
2	N.C.	-	Keep this pin open.
3	VBLC	Low voltage (Cold)	Cable color: White

CN3 plug: BHR-03VS-1 (J.S.T Mfg. Co., Ltd.) Adaptable socket: SM03 (4.0) B-BHS-1-TB (LF) (SN),

SM03 (4.0) B-BHS-1-TB (J.S.T. Mfg. Co., Ltd.)

Pin No.	Symbol	Signal	Remarks
1	VBLH	High voltage (Hot)	Cable color: Pink
2	N.C.	-	Keep this pin open.
3	VBLC	Low voltage (Cold)	Cable color: White

# 4.5.3 Positions of plugs and a socket



# 4.6 DISPLAY COLORS AND INPUT DATA SIGNALS

This product can display in equivalent to 262,144 colors in 64 gray scales. Also the relation between display colors and input data signals is as the following table.

Displa	ny colors												High le						
		R5	R4	R3	R2	R 1	R0	G5	G4	G3	G2	G1	G0	В5	B4	В3	B2	B 1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
lors	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
00	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
Basic colors	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Ä	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	11	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
le		0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
sca	dark	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
ay	<u> </u>			:							:						:		
Red gray scale	<b>\</b>			. :	:					_	:		_			_	:		
Re	bright	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	D 1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ale		0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
y sc	dark	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
gra	<u> </u>										:						:		
Green gray scale	<b>↓</b>		0		:	0	0	1	1		:	0		0	0	0	:	0	0
Gre	bright	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green	$\begin{bmatrix} 0 \\ 0 \end{bmatrix}$	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
		0		0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		1
ale	1 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
' SC:	dark ↑	0	U	U .		U	U	U	U	U	. 0	U	U	0	U	U		1	U
Blue gray scale	<b>↑</b>																		
ine §	<b>↓</b>	0	0	0	0	0	0	0	0	0	. 0	0	0	1	1	1	1	0	1
BI	bright	0	0	0	0	0	0	0	0	0	0	0	0	1 1	1	1	1	1	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
	Blue	U	U	Ü	Ü	Ü	U	U	Ü	U	Ü	U	U	1	1	1	1	1	1

## 4.7 DISPLAY POSITIONS

The following table is the coordinates per pixel (See "4.8 SCANNING DIRECTIONS".).

C (0.						
(C(0, 0))	C( 1, 0)	• • •	C( X, 0)	• • •	C(318, 0)	C(319, 0)
C(0, 1)	C( 1, 1)	• • •	C( X, 1)	• • •	C(318, 1)	C(319, 1)
•	•	•	•	•	•	•
•	•	• • •	•	• • •	•	• • •
•	•	•	•	•	•	•
C( 0, Y)	C( 1, Y)	• • •	C( X, Y)	• • •	C(318, Y)	C(319, Y)
•	•	•	•	•	•	•
•	•	• • •	•	• • •	•	•
•	•	•	•	•	•	•
C( 0,238)	C( 1,238)	• • •	C( X,238)	• • •	C(318, 238)	C(319, 238)
C( 0,239)	C( 1,239)	• • •	C( X,239)	• • •	C(318, 239)	C(319, 239)

## 4.8 SCANNING DIRECTIONS

## 4.8.1 QVGA mode

The following figures are seen from a front view. Also the arrow shows the direction of scan.




Figure 1. DPSH= Low or Open (Normal scan)
DPSV= Low or Open (Normal scan)




Figure 2. DPSH= High (Reverse scan)
DPSV= Low or Open (Normal scan)




Figure 3. DPSH= Low or Open (Normal scan)
DPSV= High (Reverse scan)





Figure 4. DPSH= High (Reverse scan) DPSV= High (Reverse scan)

Note1: Meaning of C (X, Y) and D (X, Y)

C (X, Y): The coordinates of the display position (See "**4.7 DISPLAY POSITIONS**".) D (X, Y): The data number of input signal for LCD panel signal processing board

## 4.8.2 VGA mode


The following figures are seen from a front view. Also the arrow shows the direction of scan. In the VGA mode, only quarter of VGA data signals (640×480) are displayed on the screen.



D (639, 479) C (0, 0) C (319, 0) D (0, 0) C (319, 239) C (319, 239)

Figure 1. DPSH= Low or Open (Normal scan)
DPSV= Low or Open (Normal scan)

Figure 2. DPSH= High (Reverse scan)
DPSV= Low or Open (Normal scan)



D (639, 479)

C (319, 0)

C (319, 239)

D (639, 0)

C (0, 239)

C (319, 239)

D (0, 0, 0)

Figure 3. DPSH= Low or Open (Normal scan) DPSV= High (Reverse scan)

Figure 4. DPSH= High (Reverse scan) DPSV= High (Reverse scan)

Note1: Meaning of C(X, Y) and D(X, Y)

C (X, Y): The coordinates of the display position (See "4.7 DISPLAY POSITIONS".)


D (X, Y): The data number of input signal for LCD panel signal processing board

## 4.9 INPUT SIGNAL TIMINGS

## 4.9.1 QVGA mode


- (1) Outline of input signal timings
  - Horizontal signal

Note1



# • Vertical signal

Note1



Note1: This diagram indicates virtual signal for set up to timing.

Note2: Fixed mode cannot be used while working of DE mode.

Note3: See "4.9.1 (3) Input signal timing chart" for numeration of pulse.

# (2) Timing characteristics

# (a) Fixed mode

(Note1)

	Parameter	Symbol	min.	typ.	max.	Unit	Remarks	
	Frequ	ency	1/tc	5.0	6.4	7.0	MHz	157.5ns (typ.)
CLK	Du	Duty			-	0.6	-	
	Rise time,	terf	-	-	10	ns	-	
DATA	CLK-DATA	Setup time	tds	5	-	-	ns	
(R0-R5) (G0-G5)	CLK-DAIA	Hold time	tdh	10	-	-	ns	-
(B0-B5)	Rise time,	Fall time	tdrf	-	-	10	ns	
	Cox	ala.	4h	57.7	63.5	80.8	μs	15.7kHz (typ.)
	Сус	cie	th		404		CLK	
	Display	period	thd		320		CLK	
	Front-	porch	thf		7		CLK	-
	Pulse	thp	3	-	76	CLK		
Hsync	Back-1	thb	1	-	74	CLK		
	Total of pulse widt	thp + thb		77		CLK	Note2	
	CLK-Hsync	Setup time	ths	5	-	-	ns	
		Hold time	thh	10	-	-	ns	-
	Rise time,	thrf	-	-	10	ns		
	Cv	ala.	tv	15.1	16.6	21.2	ms	60.1Hz (typ.)
	Сус	cie	tv		262	262		
	Display	period	tvd		240		Н	
	Front-	porch	tvf		1		Н	-
V	Pulse	width	tvp	2	-	20	Н	
Vsync	Back-1	oorch	tvb	1	-	19	Н	
	Total of pulse widt	h and back-porch	tvp + tvb		21		Н	Note2
	Hsync-Vsy	nc timing	thv	1	-	-	CLK	
	Vsync-Hsy	nc timing	tvh	10	-	-	ns	-
	Rise time,	Fall time	tvrf	-	-	10	ns	

Note1: Definition of parameters is as follows.

tc= 1CLK, tcd= tch/tc, th= 1H

Note2: Keep tvp + tvb and thp + thb within the table. If it is out of specification, display position will be shifted to right/left side or up/down.

## (b) DE mode

(Note1, Note2)

	Parameter	Symbol	min.	typ.	max.	Unit	Remarks	
	Frequ	1/tc	5.0	6.4	7.0	MHz	157.5ns (typ.)	
CLK	Du	Duty			-	0.6	-	
	Rise time,	Fall time	terf	-	-	10	ns	-
DATA	CLK-DATA	Setup time	tds	5	-	-	ns	
(R0-R5) (G0-G5)	CLK-DAIA	Hold time	tdh	10	-	-	ns	-
(B0-B5)	Rise time,	Fall time	tdrf	-	-	10	ns	
	Pulse	width	tvp	2	-	20	Н	
Vsync	Vsync-DE	Setup time	tvds	1	-	-	CLK	
vsync		Hold time	tvdh	1	-	-	CLK	-
	Rise time,	tvrf	-	-	10	ns		
		Cycle	th	57.7	63.5	80.8	μs	15.7kHz (typ.)
	Horizontal	Cycle	tii	331	404	-	CLK	
		Display period	thd		320		CLK	-
		Cycle	tv	15.1	16.6	21.2	ms	60.1Hz (typ.)
DE	Vertical (One frame)	Cycle	tv	242	262	-	Н	
		Display period	tvd		240		Н	
	CLK-DE	Setup time	tdes	5	-	-	ns	-
	CLK-DE	Hold time	tdeh	10	-	-	ns	
	Rise time,	Fall time	tderf	-	-	10	ns	

Note1: Definition of parameters is as follows.


tc= 1CLK, tcd= tch/tc, th= 1H

Note2: Hsync signal (Pin No.3 of CN1) is not used inside the product at DE mode but do not keep pin open to avoid noise problem.

Note3: Vertical cycle (tv) should be specified in integral multiple of Horizontal cycle (th).


## (3) Input signal timing chart

# (a) Fixed mode





# (b) DE mode


# Horizontal timing



## (c) Common item of Fixed mode and DE mode









## 4.9.2 VGA mode

## (1) Outline of input signal timings

# • Horizontal signal



## • Vertical signal



Note1: This diagram indicates virtual signal for set up to timing. Note2: Fixed mode cannot be used while working of DE mode.

Note3: See "4.9.2 (3) Input signal timing chart" for numeration of pulse.

# (2) Timing characteristics

# (a) Fixed mode

(Note1)

	Symbol	min.	typ.	max.	Unit	Remarks		
	Freq	uency	1/tc	21.0	25.175	29.0	MHz	39.72ns (typ.)
CLK	D	tcd	0.4	0.5	0.6	-		
	Rise time	, Fall time	terf	-	-	10	ns	-
DATA	CLK-DATA	Setup time	tds	8	-	-	ns	
(R0-R5) (G0-G5)	CLK-DAIA	Hold time	tdh	12	-	-	ns	-
(B0-B5)	Rise time	, Fall time	tdrf	-	-	10	ns	
	C	vcle	th.	30.0	31.778	33.6	μs	31.468kHz (typ.)
	Cy	cie	th		800		CLK	
	Displa	y period	thd		640		CLK	
	Front	-porch	thf		16		CLK	-
Havma	Pulse	thp	10	96	-	CLK		
Hsync	Back-porch		thb	-	48	134	CLK	
	Total of pulse wic	thp + thb		144		CLK	Note2	
	CLK- Hsync	Setup time	ths	8	-	-	ns	
		Hold time	thh	12	-	-	ns	-
	Rise time	thrf	-	-	10	ns		
	C.	vala	tv	16.1	16.683	17.2	ms	59.94Hz (typ.)
	Cy	Cycle			525		Н	
	Displa	y period	tvd		480		Н	
	Front	-porch	tvf		12		Н	-
Vsync	Pulse	width	tvp	1	2	1	Н	
V Sylic	Back	-porch	tvb	-	31	32	Н	
	Total of pulse wic	lth and back-porch	tvp + tvb		33		Н	Note2
	Hsync-Vs	ync timing	thv	1	-	-	CLK	
	Vsync-Hs	ync timing	tvh	30	-	1	ns	-
	Rise time	, Fall time	tvrf	-	-	10	ns	

Note1: Definition of parameters is as follows.

tc= 1CLK, tcd= tch/tc, th= 1H

Note2: Keep tvp + tvb and thp + thb within the table. If it is out of specification, display position will be shifted to right/left side or up/down.

# (b) DE mode

(Note1, Note2)

	Parameter		Symbol	min.	typ.	max.	Unit	Remarks
	Free	quency	1/tc	21.0	25.175	29.0	MHz	39.72ns (typ.)
CLK	Γ	Duty	tcd	0.4	0.5	0.6	-	
	Rise tim	e, Fall time	terf	-	-	10	ns	-
DATA	CLK-DATA	Setup time	tds	8	-	-	ns	
(R0-R5) (G0-G5)	CLK-DAIA	Hold time	tdh	12	-	-	ns	-
(B0-B5)	Rise tim	e, Fall time	tdrf	-	-	10	ns	
	Puls	e width	tvp	1	2	1	Н	
Vsync	Vsync-DE timing	Setup time	tvds	1	-	-	CLK	
VSync		Hold time	tvdh	1	-	-	CLK	_
	Rise tim	tvrf	1	-	10	ns		
	Horizontal	Cycle	th	30.0	31.778	33.6	μs	31.468kHz (typ.)
		Cycle	ui	1	800	ı	CLK	
		Display period	thd		640		CLK	-
		Cycle	tv	16.1	16.683	17.2	ms	59.94Hz (typ.)
DE	Vertical (One frame)	Cycle	tv	1	525	ı	Н	
		Display period	tvd		480		Н	-
	CLK-DE	Setup time	tdes	8	-	-	ns	
	CLK-DE	Hold time	tdeh	12	-	-	ns	-
	Rise tim	e, Fall time	tderf	-	-	10	ns	

Note1: Definition of parameters is as follows.

tc= 1CLK, tcd= tch/tc, th= 1H


Note2: Hsync signal (Pin No.3 of CN1) is not used inside the product at DE mode.

Do not keep pin open to avoid noise problem.

Note3: Vertical cycle (tv) should be specified in integral multiple of Horizontal cycle (th).


## (3) Input signal timing chart

# (a) Fixed mode





# (b) DE mode


# Horizontal timing



## (c) Common item of Fixed mode and DE mode







## 4.10 OPTICS

## 4.10.1 Optical characteristics

Optical characteristics are only applied to the QVGA mode. The VGA mode is exempted from the assurance.

(Note1, Note2)


Paramete	er	Condition	Symbol	min.	typ.	max.	Unit	Remarks
Luminan	ce	White at center $\theta R = 0^{\circ}$ , $\theta L = 0^{\circ}$ , $\theta U = 0^{\circ}$ , $\theta D = 0^{\circ}$	L	550	750	-	cd/m <sup>2</sup>	-
Contrast ra	ntio	White/Black at center $\theta R = 0^{\circ}$ , $\theta L = 0^{\circ}$ , $\theta U = 0^{\circ}$ , $\theta D = 0^{\circ}$	CR	320	500	-	-	Note3
Luminance uni	formity	White $\theta R = 0^{\circ}$ , $\theta L = 0^{\circ}$ , $\theta U = 0^{\circ}$ , $\theta D = 0^{\circ}$	LU	ı	1.25	1.35	-	Note4
	White	<b>x</b> coordinate	Wx	0.270	0.300	0.330	-	
	Wille	y coordinate	Wy	0.310	0.340	0.370	-	
	Dad	<b>x</b> coordinate	Rx	-	0.615	-	-	
Chromoticity	Red	y coordinate	Ry	-	0.350	-	-	
Chromaticity	Green	x coordinate	Gx	-	0.320	-	-	Note5
		y coordinate	Gy	-	0.575	-	-	
	Blue	x coordinate	Bx	-	0.150 -		-	
	Blue	y coordinate	By	-	0.130	-	-	
Color gan	nut	$\theta$ R= 0°, $\theta$ L= 0°, $\theta$ U= 0°, $\theta$ D= 0° at center, against NTSC color space	С	40	50	-	%	
Response t	ima	White to Black	Ton	-	5	15	ms	Note6
Kesponse t	IIIIC	Black to White	Toff	-	25	50	ms	Note7
	Right	θU= 0°, θD= 0°, CR≥ 10	θR	45	55	-	0	
Viouing on als	Left	θU= 0°, θD= 0°, CR≥ 10	θL	45	55	-	0	Note8
Viewing angle	Up	θR= 0°, θL= 0°, CR≥ 10	θU	40	50	-	0	notes
	Down	$\theta R=0^{\circ}, \theta L=0^{\circ}, CR \ge 10$	θD	30	40	-	0	

Note1: These are initial characteristics.

Note2: Measurement conditions are as follows.

Ta= 25°C, VCC= 3.3V, IBL= 5.0mArms/lamp, QVGA, Horizontal cycle= 1/15.7kHz, Vertical cycle= 1/60.1Hz, DPSH= Open, DPSV= Open, Q/V= Low or Open: QVGA mode

Optical characteristics are measured at luminance saturation after 20minutes from working the product, in the dark room. Also measurement methods are as follows.



Note3: See "4.10.2 Definition of contrast ratio".

Note4: See "4.10.3 Definition of luminance uniformity".

Note5: These coordinates are found on CIE 1931 chromaticity diagram.

Note6: Product surface temperature: TopF= 33°C Note7: See "**4.10.4 Definition of response times**".

Note8: See "4.10.5 Definition of viewing angles".

## 4.10.2 Definition of contrast ratio


The contrast ratio is calculated by using the following formula.

## 4.10.3 Definition of luminance uniformity

The luminance uniformity is calculated by using following formula.


Luminance uniformity (LU) = 
$$\frac{\text{Maximum luminance from } \textcircled{1} \text{ to } \textcircled{5}}{\text{Minimum luminance from } \textcircled{1} \text{ to } \textcircled{5}}$$

The luminance is measured at near the 5 points shown below.




## 4.10.4 Definition of response times

Response time is measured, the luminance changes from "white" to "black", or "black" to "white" on the same screen point, by photo-detector. Ton is the time it takes the luminance change from 90% down to 10%. Also Toff is the time it takes the luminance change from 10% up to 90% (See the following diagram.).



# 4.10.5 Definition of viewing angles



## 5. ESTIMATED LUMINANCE LIFETIME

☆

The luminance lifetime is the time from initial luminance to half-luminance.

# This lifetime is the estimated value, and is not guarantee value.

	Condition	Luminance lifetime (MTTF) Note1, Note2	Unit
Module	25°C (Ambient temperature of the product) Continuous operation, IBL= 5.0mArms/lamp	36,000	h
Module	70°C (Surface temperature at screen center) Continuous operation, IBL= 5.0mArms/lamp	18,000	h
Cold cathode fluorescent lamp	25°C (Ambient temperature of the lamp) Continuous operation, IBL= 5.0mArms/lamp	40,000	h

Note1: MTTF is mean time to half-luminance.

Note2: In case the product works under low temperature environment, the lifetime becomes short.


# 6. RELIABILITY TESTS

Reliability tests are only applied to the QVGA mode. The VGA mode is exempted from the assurance.

Test item	Condition	Judgment Note1		
High temperature and humidity (Operation)	<ul> <li>55 ± 2°C, RH = 85%, 240hours</li> <li>Display data is black.</li> </ul>			
High temperature (Operation)	<ul> <li>① 70 ± 3°C, 240hours</li> <li>② Display data is black.</li> </ul>			
Heat cycle (Operation)	① -10 ± 3°C1hour 70 ± 3°C1hour ② 50cycles, 4hours/cycle ③ Display data is black.			
Thermal shock (Non operation)	① -30 ± 3°C30minutes 80 ± 3°C30minutes ② 100cycles, 1hour/cycle ③ Temperature transition time is within 5 minutes.	No display malfunctions		
ESD (Operation)	<ul> <li>150pF, 150Ω, ±10kV</li> <li>9 places on a panel surface Note2</li> <li>10 times each places at 1 sec interval</li> </ul>			
Dust (Operation)	<ol> <li>Sample dust: No. 15 (by JIS-Z8901)</li> <li>15 seconds stir</li> <li>8 times repeat at 1 hour interval</li> </ol>			
Vibration (Non operation)	<ul> <li>5 to 200Hz, 29.4m/s²</li> <li>10 minutes/cycle</li> <li>X, Y directions2hours</li> <li>Z directions4hours</li> </ul>	No display malfunctions		
Mechanical shock (Non operation)	<ul> <li>980m/ s², 11ms</li> <li>±X, ±Y, ±Z directions</li> <li>3 times each directions</li> </ul>	No physical damages		

Note1: Display and appearance are checked under environmental conditions equivalent to the inspection conditions of defect criteria.

Note2: See the following figure for discharge points.



#### 7. PRECAUTIONS

## 7.1 MEANING OF CAUTION SIGNS

The following caution signs have very important meaning. Be sure to read "7.2 CAUTIONS" and "7.3 ATTENTIONS", after understanding these contents!



This sign has the meaning that customer will be injured by himself or the product will sustain a damage, if customer has wrong operations.



This sign has the meaning that customer will get an electrical shock, if customer has wrong operations.



This sign has the meaning that customer will be injured by himself, if customer has wrong operations.

#### 7.2 CAUTIONS



\* Do not touch the working backlight. There is a danger of an electric shock.



- \* Do not touch the working backlight. There is a danger of burn injury.
- \* Do not shock and press the LCD panel and the backlight! There is a danger of breaking, because they are made of glass. (Shock: To be not greater 980m/s² and to be not greater 11ms, Pressure: To be not greater 19.6 N (\$\phi\$16mm jig))

## 7.3 ATTENTIONS



## 7.3.1 Handling of the product

- ① Take hold of both ends without touching the circuit board when the product (LCD module) is picked up from inner packing box to avoid broken down or misadjustment, because of stress to mounting parts on the circuit board.
- ② Do not hook nor pull cables such as lamp cable, and so on, in order to avoid any damage.
- 3 When the product is put on the table temporarily, display surface must be placed downward.
- 4 When handling the product, take the measures of electrostatic discharge with such as earth band, ionic shower and so on, because the product may be damaged by electrostatic.
- ⑤ The torque for product mounting screws must never exceed 0.294N·m. Higher torque might result in distortion of the bezel.
- ⑤ The product must be installed using mounting holes without undue stress such as bends or twist (See outline drawings). And do not add undue stress to any portion (such as bezel flat area). Bends or twist described above and undue stress to any portion may cause display mura.
- ② Do not press or rub on the sensitive product surface. When cleaning the product surface, wipe it with a soft dry cloth.
- On not push nor pull the interface connectors while the product is working.

- Do not bend or unbend the lamp cable at the near part of the lamp holding rubber, to avoid the damage for high voltage side of the lamp.
- Properly connect the plug (backlight side) to adaptable socket (inverter side) without incomplete connection. After connecting, be careful not to hook the lamp cables because incomplete connection may occur by hooking the lamp cables. This incomplete connection may cause abnormal operation of high voltage circuit.
- ① If the lamp cable is attached on the metal part of the product directly, high frequency leak current to the metal part may occur, then the brightness may decrease or the lamp may not be turned on.
- When not connecting shield plate of the LCD module to the customer's equipment ground, inverter noise may create video noise on the LCD screen.
- When handling the product, use of an original protection sheet on the product surface (polarizer) is recommended for protection of product surface. Adhesive type protection sheet may change color or characteristics of the polarizer.
- Usually liquid crystals don't leak through the breakage of glasses because of the surface tension of thin layer and the construction of LCD panel. But, if you contact with liquid crystal for the worst, please wash it out with soap.

## 7.3.2 Environment

- ① Do not operate or store in high temperature, high humidity, dewdrop atmosphere or corrosive gases. Keep the product in packing box with antistatic pouch in room temperature to avoid dusts and sunlight, when storing the product.
- ② In order to prevent dew condensation occurring by temperature difference, the product packing box should be opened after enough time being left under the environment of an unpacking room. Evaluate the leaving time sufficiently because a situation of dew condensation occurring is changed by the environmental temperature and humidity. (Recommended leaving time: 6 hours or more with packing state)
- 3 Do not operate in high magnetic field. Circuit boards may be broken down by it.
- 4 This product is not designed as radiation hardened.

## 7.3.3 Characteristics

## The following items are neither defects nor failures.


- ① Response time, luminance and color may be changed by ambient temperature.
- ② Display mura, flicker, vertical seam or small spot may be observed depending on display patterns.
- 3 Optical characteristics (e.g. luminance, display uniformity, etc.) gradually is going to change depending on operating time, and especially low temperature, because the LCD has cold cathode fluorescent lamps.
- 4 Do not display the fixed pattern for a long time because it may cause image sticking. Use a screen saver, if the fixed pattern is displayed on the screen.
- ⑤ The display color may be changed depending on viewing angle because of the use of condenser sheet in the backlight.
- **6** Optical characteristics may be changed depending on input signal timings.
- The interference noise between input signal frequency for this product's signal processing board and luminance control frequency of the inverter may appear on a display. Set up luminance control frequency of the inverter so that the interference noise does not appear.
- The color of the polarizer surface may differ between products because of antireflection treatment.
- After the product is stored under condition of low temperature or dark place for a long time, the cold cathode fluorescent lamp may not be turned on under the same condition because of the general characteristic of cold cathode fluorescent lamp. In addition, when Luminance control ratio is low in pulse width modulation method inverter, the lamp may not be turned on. In this case, power should be supplied again.

☆

☆

## 7.3.4 Other

- ① All GND and VCC terminals should be used without any non-connected lines.
- ② Do not disassemble a product or adjust variable resistors.
- ③ See "REPLACEMENT MANUAL FOR LAMP HOLDER SET", when replacing backlight lamps.
- ④ Pack the product with original shipping package, in order to avoid any damages during transportation, when returning the product to NEC for repair and so on.




	China RoHS directive six hazardous substances or elements									
Lead (Pb)	Mercury (Hg)	Cadmium (Cd)	Hexavalent Chromium (Cr VI)	Polybrominated Biphenys (PBB)	Polybrominated Biphenyl Ethers (PBDE)					
×	×	0	0	0	0					

Note1: (): This indicates that the poisonous or harmful material in all the homogeneous materials for this part is equal or below the limitation level of SJ/T11363-2006 standard regulation.

X: This indicates that the poisonous or harmful material in all the homogeneous materials for this part is above the limitation level of SJ/T11363-2006 standard regulation.


# 8. OUTLINE DRAWINGS

# 8.1 FRONT VIEW



Note1: The torque for product mounting screws must never exceed  $0.294 N \cdot m$ .

Unit: mm



Unit: mm

Note1: The torque for product mounting screws must never exceed 0.294N·m.